

# Lecture 14: Modelling "events"

- → Focus on states or events?
  - \$ E.g. SCR table-based models
- → Comparing notations for state transition models
  - \$ FSMs vs. Statecharts vs. SCR
- → Checking properties of state transition models
  - **♦** Consistency Checking
  - Model Checking, using Temporal Logic
- → When to use formal methods



# What are we modelling?

#### **Application Domain**

Machine Domain

**D** - domain properties

**R** - requirements



**C** - computers

P - programs

#### → Starting point:

- ♦ States of the environment
- (Application domain) events that change the state of the environment

### → Requirements expressed as:

Constraints over states and events of the application domain

>E.g. "When the aircraft is in the air, the pilot should be prevented from accidentally engaging the reverse thrust"

>I.e. "In state X, event Y shall be prevented"


### → To get to a specification:

- \$\foatin \text{ For each relevant application domain event, find a corresponding input event}
- \$\text{For each relevant state, ensure there is a way for the machine to detect it
- \$\foation \text{For each required action, find a corresponding output event}\$



# Tabular Specifications: SCR


#### Four Variable Model:



#### **Dictionaries:**


#### Monitored/Controlled Mode Transition Tables

**Variables Types** 



**Tables:** 

# **Event Tables**



#### **Condition Tables**

IodesEventsNoFailure@T(INMODE)neverSensorFail@T



**SCR Specification** 

also: Assertions,

Scenarios,



# SCR basics

Source: Adapted from Heitmeyer et. al. 1996.

### → Modes and Mode classes

- \$\top A\$ mode class is a finite state machine, with states called system modes
  - > Transitions in each mode class are triggered by events
- \$\top Complex systems described using several mode classes operating in parallel
- ♦ Overall system state is:
  - > the system is in exactly one mode from each mode class...
  - > ...and each variable has a unique value

#### → Events

- \$\to\$ An event occurs when any system entity changes value
  - > An input event occurs when an input variable changes value
- \$\infty\$ Single input assumption only one input event can occur at once
- **♦** Notation:
  - > We may need to refer to both the old and new value of a variable:
  - > 'Primes' denote values after the event:

$$\mathsf{QT}(c) = \neg c \wedge c'$$

e.g. 
$$\mathfrak{Q}\mathsf{T}(y=1) \equiv y\neq 1 \land y'=1$$

$$\mathbb{Q}F(c) \equiv c \wedge \neg c'$$

\$\top A\$ conditioned event is an event with a predicate

$$\text{@T(c)}$$
 WHEN  $d = \neg c \land c' \land d$ 



# Defining Mode Classes

Source: Adapted from Heitmeyer et. al. 1996.

#### → Mode Class Tables

- befine a (disjoint) set of modes (states) that the software can be in.
- 🔖 Each mode class has a mode table showing which events cause mode changes
  - > A mode table defines a partial function from modes and events to modes

### → Example:

Current Mode	Powered on	Too Cold	Temp OK	Too Hot	New Mode
Off	@T	-	t	-	Inactive
	@T	t	_	_	Heat
	@T	-	-	t	AC
Inactive	@F	-	-	-	Off
	-	<b>@</b> T	-	-	Heat
	-	-	-	<b>@</b> T	AC
Heat	@F	-	-	-	Off
	-	-	<b>@</b> T	_	Inactive
AC	@F	-	-	-	Off
	_	-	<b>@</b> T	_	Inactive



# Defining Controlled Variables Source: Adapted from Heitmeyer et. al. 1996.

### → Event Tables

- by defines how a controlled variable changes in response to input events
- befines a partial function from modes and events to variable values
- ♥ Example:

Modes		
Heat, AC	@C(target)	never
Inactive, Off	never	@C(target)
Ack_tone =	Beep	Clang


### → Condition Tables


- \$\top\$ defines the value of a controlled variable under every possible condition
- befines a total function from modes and conditions to variable values
- Example:

Modes		
Heat	target - temp ≤ 5	target - temp >5
AC	temp - target ≤ 5	temp - target >5
Inactive, Off	true	never
Warning light =	Off	On



# Refresher: FSMs and Statecharts







# SCR Equivalent

Current Mode	offhook	dial	callee offhook	New Mode
Idle	@T	-	-	Dialtone
Dialtone	-	@T	F	Ringtone
	-	@T	Т	Busytone
	@F	1	-	Idle
Busytone	@F	-	-	Idle
Ringtone	-	-	@T	Connected
	@F	-	-	Idle
Connected	-	-	@F	Dialtone
AC	@F	-	-	Idle

### → Interpretation:

♦ In Dialtone: @T(offhook) WHEN callee\_offhook takes you to Ringing
♦ In Ringtone: @F(offhook) takes you to Idle

♥ Etc...



# State Machine Models vs. SCR

- → All 3 models on previous slides are (approx) equivalent
- → State machine models
  - \$\text{Emphasis} is on states & transitions
    - > No systematic treatment of events
    - > Different event semantics can be applied
  - \$\infty\$ Graphical notation easy to understand (?)
  - \$\top Composition achieved through statechart nesting
  - \$\\\\$Hard to represent complex conditions on transitions
  - \$\text{\text{Hard to represent real-time constraints (e.g. elapsed time)}}

### → SCR models

- ⋄ Emphasis is on events
  - > Clear event semantics based on changes to environmental variables
  - > Single input assumption simplifies modelling
- ♦ Tabular notation easy to understand (?)
- \$\top Composition achieved through parallel mode classes
- \$\text{\text{Hard to represent real-time constraints (e.g. elapsed time)}}



# Formal Analysis

# → Consistency analysis and typechecking

- "Is the formal model well-formed?"
  - > [assumes a notation where well-formedness is a useful thing to check]

#### → Validation:

- \$\to\$ Animation of the model on small examples
- ♦ Formal challenges:
  - > "if the model is correct then the following property should hold..."
- ♦ 'What if' questions:
  - > reasoning about the consequences of particular requirements;
  - > reasoning about the effect of possible changes
- Reachability analysis
  - > E.g. use a model checker to find traces that satisfy some property
- Checking application properties:
  - > "will the system ever do the following..."

## → Verifying design refinement

> "does the design meet the requirements?"



# Model Checking

## → A debugging tool for state machine models

when the second second

#### → What it does:

- ♦ Mathematically computes the "satisfies" relation:
  - > Given a temporal logic theory, checks whether a given finite state machine is a model for that theory.
- \$\text{Engineering view checks whether properties hold:}
  - > Given a state machine model, checks whether the model obeys:
  - > safety properties a 'bad' state cannot be reached
  - > liveness properties something good will eventually happen

## → How to apply it in RE:

- - > Check whether particular requirements hold of the spec
- \$ ... if the model is (an abstracted portion of) the Requirements
  - > Carry out basic validity tests as the model is developed
- 🖖 ... if the model is a conjunction of the Requirements and the Domain
  - > Formalise assumptions and test whether the model respects them



# Model Checking Basics

### → Build a finite state machine model

```
$ E.g. PROMELA - processes and message channels
```

- \$\bigsip E.g. SCR tables for state transitions and control actions
- \$\\ \mathbb{E}.g. \quad \text{RSML} \text{statecharts} + \text{truth tables for action preconditions}

# → Express validation property as a logic specification

- Propositions in first order logic (for invariants)

#### → Run the model checker:

♥ Computes the value of: model |= property

# → Explore counter-examples

- \$\text{If the answer is 'no' find out why the property doesn't hold}
- ♥ Counter-example is a trace through the model



# Temporal Logic

# → LTL (Linear Temporal Logic)

- \$\begin{array}{ll} \text{Expresses properties of infinite traces through a state machine model} \end{array}
- \$\psi\$ adds two temporal operators to propositional logic:

```
♦p - p is true eventually (in some future state)
```

 $\Box p$  - p is true always (now and in the future)

# → CTL (Computational Tree Logic)

- \$\to\$ branching-time logic can quantify over possible futures
- \$\bigsep\$ Each operator has two parts:

```
EX p - p is true in some next states
```

```
AX p - p is true in all next states
```

EF p - along some path, p is true in some future state

AF p - along all paths...

E[p U q] - along some path, p holds until q holds;


A[p U q] - along all paths...

EG p - along some path, p holds in every state;

AG p - along all paths...



# Example



### → Sample Properties

- ⋄ If you are connected you can hang up:
- ♦ AG(CONNECTED → EX(¬OFFHOOK))
- ⋄ If you are connected, hanging up always disconnects you:
- ¬ AG(CONNECTED → AX(¬OFFHOOK → ¬CONNECTED))
- ⋄ A connection doesn't start until you pick up the phone:
- $\Diamond$  AG(¬CONNECTED  $\rightarrow$  A[¬CONNECTED U OFFHOOK])
- ➡ If you make a call, the phone cannot ring without returning to idle first:
- $\Leftrightarrow$  AG((RINGTONE  $\vee$  BUSYTONE)  $\rightarrow$  A[¬RINGING U IDLE])



# Complexity Issues

# → The problem:

- \$\top Model Checking is exponential in the size of the model and the property
- \$\text{Current MC engines can explore 10}^{120} states...
  - > using highly optimized data structures (BDDs)
  - > ...and state space reduction techniques
- \$ ...that's roughly 400 propositional variables
  - > integer and real variables cause real problems
- \$\to\$ Realistic models are often too large to be model checked

### → The solution:

- **♦** Abstraction:
  - > Replace related groups of states with a single superstate
  - > Replace real & integer variables with propositional variables
- \$ Projection:
  - > Slice the model to remove parts unrelated to the property
- Compositional verification break large model into smaller pieces
  - > (But it's hard to verify that the composition preserves properties)



# Summary

#### → SCR vs UML Statecharts

- \$\text{Tabular view allows more detail e.g. complex conditions}
- \$\begin{align\*} Graphical view shows hierarchical structure more clearly
- **Semantics** 
  - > SCR has a precisely defined meaning for "events"
  - > UML Statecharts do not

#### **Uses:** ⊎

- > UML statecharts good for sketches, design models
- > SCR good for writing precise specifications

## → Analysis:

- "Model checkers" are debugging tools for state machine models
- \$\text{Write temporal logic properties and test whether they hold}
- ♥ Very good at finding subtle errors in specifications