CSC488/2107 Winter 2019 – Compilers & Interpreters

https://www.cs.toronto.edu/~csc488h/

Peter McCormick pdm@cs.toronto.edu

Agenda

- Branching IR
- Control flow graphs
- Routines
- Real machines
- Wrapping up

Quadruple Intermediate Representation

Express machine instructions with their input and output registers as 4-tuples

(opcode, left, right, result)

- Assume an infinite number of temporary registers R_i
 - Hence the term *intermediate*, these will have to be mapped onto a finite set of physically available machine registers
- Special opcode called *label* (not an actual machine instruction)
- Results can include registers R_i , constant indices T_i and *labels*:
 - Constant T_i refers to tuple *i* in sequence
 - Symbolic label *L_{name}* will be resolved to a specific target tuple index later


Branching IR Example

$$((A * B) <= (C + D))$$
 and $((P == Q) \text{ or } (Q != R))$


T ₁	(mul	, A	, B	, R1)	R₁ ← A * B
T_2	(add	, C	, D	, R ₂)	$R_2 \leftarrow C + D$
T ₃	(Ite	, R1	, R ₂	, R ₃)	$R_3 \leftarrow R_1 \leq R_2$
T 4	(br	, R ₃	, T ???	, L false)	PC \leftarrow T _{???} if R ₃ else L _{false}
T_5	(eq	, P	, Q	, R4)	$R_4 \leftarrow P == Q$
T_6	(br	, R 4	, L _{true}	, T ???)	$PC \leftarrow L_{true}$ if R_4 else $T_{???}$
T_7	(neq	, Q	, R	, R ₅)	$R_5 \leftarrow Q \mathrel{!=} R$
T ₈	(br	, R_5	, L _{true}	, L false)	$PC \leftarrow L_{true}$ if R_5 else L_{false}

Branching IR Example

$$((A * B) <= (C + D))$$
 and $((P == Q) \text{ or } (Q != R))$



Control Flow Graphs




Boolean Conditional Expressions

result = not P


genBB_BoolNot(node, result, bbT, bbF):
bb = genBB(node.expr, result, <u>bbF</u>, <u>bbT</u>)
return bb

Control flow graph examples


if expression? { statements... }




if expression? { s1... } else { s2... }




if e1? { s1... } else if e2? { s2... }




while expression? { statements... }



repeat { statements... } until expression?




for (init; cond?; step) statement



Contains both forwards and backwards jumps

Mutually recursive basic blocks



genBB_Rec(...):
bb3 = genBB(...)

Uh oh... bb1 = genBB(..., bb2, bb3) bb2 = genBB(..., bb1, bb3)

return bb3

Mutually recursive basic blocks

genBB Rec(...): bb3 = genBB(...)bb2ref = bbRef()bblref = bbRef()bb1 = genBB(..., <u>bb2ref</u>, bb3.ref) bb2 = genBB(..., bb1ref, bb3)bb2ref.ref = bb2bb1ref.ref = bb1class BB:

return bb3

lass BB: ____init___: ___self.ref = self

Control Flow Graphs

- A control flow graph of interconnected basic blocks can be assembled into a final linear list of instructions and labels
- Many opportunities for optimization at the level of the intermediate representation:
 - Block layout order can take advantage of branch fall-through instructions
 - Remove unconditional jumps by merging two basic blocks into single sequence of instructions (possibly with a label if second block was the target of >1 branches)
 - When bbLeft=bbRight, transform conditional branch into unconditional jump (then apply above)
 - Delete instructions that produce values that are never used (requires more elaborate *usage analysis* to prove)
 - Propagate constant values, unroll short loops, hoist out common subexpressions, convert expensive instructions to cheaper ones

Code generation for routines

Routine *declaration* code generation

- For each routine (procedure or function), lay out the activation record offsets for all key data: parameters, local variables, control
- When generating code for each routine, the code generated should contain three pieces:
 - Prologue: sets up the runtime environment for the routine, such as allocating local storage and setting up the display
 - Body scope code: generated statement by statement
 - Epilogue: cleans up the runtime environment, restores the display and jumps back to the caller return site


Routine *call* code generation

- When calling a routine (function or procedure), the compiler should statically know the address where the routine declared starts (the prologue)
 - If not knowable statically (a *virtual method table* in C++ terms), at least have a method for where to find the correct destination branch address
- A routine *call* involves 3 parts:
 - <u>Setup</u>: evaluate arguments and make the results available as parameters, deal with return site and return value allocation
 - <u>Make the jump</u>: unconditionally branch to routine prologue
 - <u>Return site</u>: placed immediately after the jump, performs any necessary setup or return value extraction

Caller vs Callee

- The <u>caller</u> is the one making the call to the calle, and the <u>callee</u> is the thing that is being called by the caller
- To effect a call, the caller and callee must agree on certain convention and divisions of labour
- Who will handle each piece?
 - Register save and restore
 - Display manipulation
 - Return value preparation
 - Allocating local storage space
 - Argument evaluation

Possible activation record layout



Returning

- Routine return calls can be implemented as a branch to the local epilogue
 - In the case of function return, first evaluate and save the return value and then branch
- Typically the ISA allocates a specific register for returning small scalar values (machine word sized)
- For larger return values (such as struct's), the caller may allocate storage and pass a pointer to the callee through which it can write return values

Argument passing methods

- The caller passes in arguments which the callee receives as formally named parameters
- What does it mean to pass a parameter? What does A[i] actually mean?
 - <u>Call by value</u>: pass *value* of *A[i]*
 - Call by reference: pass the address of A[i]
 - <u>Call by name</u>: pass something that calculates the address of A[i]
 - <u>Call by value-result</u>: pass the value of A[i] as the named formal parameter on entrance, and copy the value of that formal parameter back to the original parameter on exit

Argument passing methods

- <u>By value</u>: formal parameter can be treated like a local variable that is preinitialized with the value of the passed argument
 - Some languages will dictate that all formal parameters are constant read-only
- <u>By resul</u>t: the formal parameter acts like a kind of return value; it is uninitialized at entrance, but its value is copied back out to argument at exit
- <u>By value-result</u>: like by result, but argument is initially passed by value into formal parameter
- <u>By reference (address)</u>: formal parameter is actually passed the *address* of the argument, and any scalar assignment of that parameter name acts like a pointer-dereferenced assignment
- <u>By name</u>: like by reference, except that address is recalculated on each use (lazy evaluation)

Passing interpretations

func F(p integer) { p = p + 1print p var x integer = 1 F(x) print x

Output:

By value: 2 1

By reference, value-result: 2 2

Passing interpretations

func F(i, E integer) { i = <u>i + 1</u> E = E + 1var A [2] integer var i integer = \odot $A[0] = 0 \quad A[1] = 1$ F(i, A[i]) print i, A[0], A[1]


Output:

By value: 0 0 1

By reference, value-result: 1 1 1

By name: 1 0 2

Routine code layout



Offset	Code		
0	F • Prologue • Body • Epilogue		
+	A (F)		
++	P (A F)		
+++	Q (A F)		
++++	B (F)		


Quad IR vs Real Machines

- Not all instruction opcodes we want to use in the IR are available as actual machine instructions
- The machine code specifics for real architectures sometimes offer compound instructions that can express multiple steps in one instruction:

- Templates can be used to identify and express multiple quad IR opcodes as single machine instructions using these addressing modes
- The tuple-based IR assumed an infinite number of pseudo-registers R_k, whereas real machines have a finite number
- <u>Register allocation</u> is the process of mapping the pseudo-registers onto real machine registers, taking into account overlapping use and the finite limit

Register Allocation

- Perform a *Live Variable Analysis* on all pseudo registers used
 - A register is <u>live</u> inclusively between the point where it is given a value and where it is last used
- Build an *interference graph*:
 - Register X <u>interferes</u> with register Y if X is live at the point of definition for Y
 - The graph contains registers R_k as nodes, and edges between nodes R_a and R_b if the registers interfere with one another
 - If there are *N* physical registers available, any node with less than *N* edges can be assigned to a physical register



Register Allocation


- Attempt to <u>colour</u> the interference graph with N unique colours (where N is the number of available physical registers)
 - Nodes connected in the graph cannot share the same colour (because they are live at the same time)
 - A successful graph colouring corresponds to a valid mapping of pseudo registers to machine registers
 - If colouring succeeds, all pseudo registers have been mapped
 - If it fails, find the region with highest register <u>pressure</u> (most registers live at same time) and <u>spill</u> some pseudo registers into temporary storage memory
- Graph colouring is NP hard, although some linear approximations and alternate approaches to allocation exist

In practise

- Libraries like *LLVM* provide users with a convenient, higher level IR abstraction with complete optimizing code generation backends targeting multiple machine architectures
- Compiler suites like GCC support multiple frontend languages (C, C++, Fortran, Java, Ada, Go) and provide multiple intermediate tree representations for the purposes of optimization and target machine abstraction

Conclusion

Recognize Analyze Transform



Thank you!

Good luck!