# <u>Automatic Mixed Precision</u> (AMP) Training

**Bojian Zheng** 

Vector NLP Meeting

Acknowledgement: Most materials on this slides are based on:

[1] S. Narang, P. Micikevicius et al. *Mixed Precision Training* (ICLR 2018).

1

[2] M. Conley, M. Sun et al. *Mixed precision Grappler optimizer* (Tensorflow Pull Request #26342, March 2019).

# Automatic Mixed Precision

Motivation

## Why Low Precision?

#### **Common Training Issues**

#### **×** Compute-Heavy

• Days even weeks to train.

#### **×** GPU Memory Capacity Limited

- Large models (e.g., BERT-Large) cannot fit into a single GPU.
- Even if possible, small training batch size limits data parallelism.



#### **Low-Precision Benefits**

✓ Lower Arithmetic Complexity ⇒ Performance  $\uparrow\uparrow\uparrow$ 

#### ✓ Less GPU Memory Footprint

- FP16 requires **half** of the storage needed by FP32.
- Side Effects:
  - save memory & network bandwidth
  - increase batch size
- $\Rightarrow$  Further Performance  $\uparrow\uparrow\uparrow$

## Why Mixed Precision?

Low-Precision Cost

#### × Small Dynamic Range

- Numeric Overflow/Underflow
- ⇒ Model Accuracy Loss, even <u>Divergence</u>

#### Mixed-Precision

- A mixture of FP16 and FP32.
- Where FP32 ...
  - Handles computations that are numerically-dangerous.
  - Serves as a backup plan.
- But how to *mix*? Manually?

#### Why Automatic Mixed Precision?

- SOTA frameworks now support Automatic Mixed Precision.
  - E.g., TensorFlow, PyTorch & MXNet
  - Automatically leverage the power of FP16 with minor code changes or environment variables.



# Automatic Mixed Precision


**Under the Hood** 

#### Key Question

• Why would FP16 training diverge?

7

#### Arithmetic Overflow/Underflow




8

#### Arithmetic Overflow/Underflow


- Why & When would it happen?
  - Numerically-Dangerous Ops [2]
    - Exponential, Logarithmic
    - Reduction Sum
  - Weight Update [1]
    - Gradients are often too small when compared with the weights.
    - Many are even NOT representable.

• E.g.,  $1 + 10^{-4} = ?$ 


- In FP32, the answer is 1.0001, but in FP16, the answer is 1.
- *TL'DR* FP16 '+' is ineffective if the two operands are different by more than 2k.




#### Arithmetic Overflow/Underflow (Cont.)




#### Loss Scaling <sup>[1]</sup>




#### Loss Scaling <sup>[1]</sup>




#### Loss Scaling <sup>[1]</sup>





### Graph Rewrite <sup>[2]</sup>


- Categorize operators by their **numerical-safety** level.
  - □ White Always in FP16
  - Clear Context-Dependent
  - ∎ Grey
  - Black Always in FP32



& Reduction Sum, Mean

### Graph Rewrite <sup>[2]</sup>

- Categorize operators by their **numerical-safety** level.
- Rewrite the graph, with the goals below:
  - performance-critical ops are in FP16.
  - numerical-safety is preserved.
  - min(CastOps)



# Automatic Mixed Precision

**User Instructions** 


### AMP Support (TensorFlow)

- NVIDIA Tensorflow BERT with FP16 support:
  - <u>https://github.com/NVIDIA/DeepLearningExamples/tree/master/TensorFlow/</u> LanguageModeling/BERT
- Summary of Major Changes
  - export TF\_ENABLE\_AUTO\_MIXED\_PRECISION\_GRAPH\_REWRITE=1
    # -> scripts/run\_squad.sh
    # enable automatic graph rewrite
    2× Speedup
  - optimizer = ...LossScaleOptimizer(...)
    - # -> optimization.py ~L80 \
    - # switch the optimizer
    - # to di automatic loss scaling

 $(B_{\rm FP16} = B_{\rm FP32})$ 

3× Speedup

 $(\max B_{\rm FP16})$ 




# Automatic Mixed Precision

Backup

#### FAQ

- **Q**: Does Matmul involve reduction sum? Why can it be done in FP16?
- A: In tensor core FP16 MAC (Multiply-Accumulate) unit, the accumulation is always done in **full precision**, which avoids the problem of arithmetic underflow.

Reference: <u>https://devblogs.nvidia.com/programming-tensor-cores-cuda-9/</u>



## FAQ (Cont.)

- Q: How is the loss scaling factor determined?
- A: The loss scaling factor s is determined **automatically**.
  - *Key Idea*. Loss scaling factor should be as **large** as possible so long as numerical overflow does not happen.
  - To start with, s is initialized with a large number (by default,  $2^{15} \approx 3 \times 10^5$ ).
    - A loss scale that is too high gets lowered far more quickly than a loss scale that is to low gets raised.
  - If an overflow happens, the current iteration is discarded, and *s* is decreased (usually halved).
  - After certain number of steady iterations (by default, 2k), s is doubled.

Reference: <u>https://www.tensorflow.org/api\_docs/python/tf/train/experimental/DynamicLossScale</u> <u>https://docs.nvidia.com/deeplearning/sdk/mixed-precision-training/index.html#training</u>

## FAQ (Cont.)

- **Q**: Is AMP supported on other frameworks?
- A: NVIDIA people have been working hard to port the idea of AMP onto more SOTA frameworks, please check the link below for the support status on your favorite framework:

https://docs.nvidia.com/deeplearning/sdk/mixed-precisiontraining/index.html#framework

## FAQ (Cont.)

- Q: Is AMP supported on PyTorch?
- A: The current Megatron implementation already supports FP16. It only converts BatchNorm layers to FP32. However, according to NVIDIA developer Michael Carilli, it is recommended to use the PyTorch extension *Apex*, which is more generic and transparent to the frontend users.

Reference: <u>https://discuss.pytorch.org/t/training-with-half-precision/11815/10</u>

#### **Apex User Instructions**

Reference: <u>https://github.com/NVIDIA/apex/tree/master/examples/imagenet</u> <u>https://nvidia.github.io/apex/amp.html#apex.amp.initialize</u>

• Install Apex:

• Add the following lines to your code: