Week 2 & 3 Review

Review of past lecture:

- Last week we learned:
- Using logic gates

- Combinational circuits
- Circuit reduction
- Karnaugh maps
- Logical Devices
 - Multiplexer
 - Decoder
 - Adder/Subtractor
 - Comparator



Gate Conversions



Quiz 3

 How can you implement a NOT gate from a 2-input NAND gate?





Question 2 - Minterms

Write Y in SOM (Sum Of Minterms) form.

A	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$Y = \overline{A} \cdot \overline{B} \cdot C + \overline{A} \cdot B \cdot \overline{C} + A \cdot B \cdot C + A \cdot \overline{B} \cdot C + A \cdot B \cdot C$$
$$Y = m_1 + m_2 + m_4 + m_7$$

Question 3 - Maxterms

Write Y in POM (Product Of Maxterms) form.

A	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$Y = \overline{A} + \overline{B} + C \cdot \overline{A} + B + C \cdot A + B + C$$
$$A + B + C \cdot A + B + C$$
$$Y = M_0 \cdot M_3 \cdot M_5 \cdot M_6$$

Given the Karnaugh map on the right for an output called Y, what is the equation for **the most reduced form** of this circuit.

	_⊂D				
	AB	00	01	11	10
	00	1	1	1	1
Y = B' + D'	01	1	0	0	1
	11	1	0	0	1
	10	1	1	1	1

Given the Karnaugh map on the right for an output called Y:

- a. Gate Cost: ____1_
- b. Gate Cost (including NOTs)



Practice Question

 Given the minterms below, can you fill in the truth table on the right?

$$Y = m_2 + m_3 + m_7 + m_9 + m_{12} + m_{14}$$

A	в	С	D	Y
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

Practice Question

 Given the minterms below, can you fill in the truth table on the right?

$$Y = m_2 + m_3 + m_7 + m_9 + m_{12} + m_{14}$$

A	В	С	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

Question 6-8

6. How do you write the number 78 as an 8-bit binary number?



7. What is the two's complement of 01101101?

10010011

11011010

8. What is the sum of 01101101 and 01101101?

Note what's happening here!

 What groupings are in the K-map on the right?

	<u>C</u> .D	Ċ・D	C·D	C·D	
Ā·B	1	1	X	1)	
A·B	X	0	Х	1	
A·B	1	Х	Х	1	
Ā·B	1	Х	0	x	

What logic equations do these groupings represent?

$$\overline{A} \cdot \overline{B} + \overline{D}$$

Which Row is the forbidden state for this circuit?



Row	S	R	Q _T	Q _T	Q_{T+1}	Q_{T+1}
A	0	0	Х	Х	1	1
В	0	1	Х	Х	1	0
С	1	0	Х	Х	0	1
D	1	1	0	1	0	1
Е	1	1	1	0	1	0

Row A



What is the Sum of Minterms equation for the circuit shown below:



 How would you implement the A==B output of the 2-bit comparator below out of 1-bit comparators and a minimal number of gates?



Question 2 - Answer

The implementation of the A==B signal:



 How would you implement the A>B output of the 2-bit comparator below out of 1-bit comparators and a minimal number of gates?

