The Paper CPU: an activity for introducing CPU architecture – and to scaffold computer simulations!

Provision programmer, reference sheet at the end of this document to see where to go next when completing each step. Fetch and Decode will ask for the instruction stored in memory, which will be 6 bytes, starting at the add to the tarther will be 6 bytes, starting at the add to the tarther will be completing at memory address, one byte (2 digits) of data is stored. Memory address each term numbers on the top row. 1<	ow is a program stored in memory, beginning at memory address 0. At each memory address, one byte (2 digits) of data is red. Memory addresses are the numbers on the top row.	 The value of PC will come from Execute. Parse the six bytes as follows: the 1st hex digit is the instruction code (iCd) the 2nd hex digit is the instruction function (iFn) the 3rd hex digit is register A (rA) 	t the address PC.
	ow is a program stored in memory, beginning at memory address 0. At each memory address, one byte (2 digits) of data is red. Memory addresses are the numbers on the top row.	 the 2nd hex digit is the instruction function (iFn) the 3rd hex digit is register A (rA) 	
	red. Memory addresses are the numbers on the top row.	• the 3rd hex digit is register A (rA)	
1 2 3 4 5 6 7 8 6 6 7 8 6 6 6 7 8 6 6 7 8 6 7 8 6 7 8 6 7 8 6 7 8 6 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7	3 4 5 6 7 8 9 A B C D E F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25	$\mathbf{I} = \mathbf{I} + $	
R 0			
STREE STREE A note to the series of the se	00 01 30 81 00 00 05 30 80 00 00 00 62 11 71 88 00 00 24 60 10 61 21 70 88 00 00 12 10 88		.)
All			,
Out computer has a register as an address, shown in the left row. The columns to the right of these addresses represent clock cycles that the computer goes through. Image: Control of the control of the difference of the control of the control of the difference of the control of the difference of the control of the cont	ιS		ue)
PC + 2	computer has 8 registers – 8 memory slots in the cpu – to hold onto the numbers we are currently working with. Like main	3PC + 6F (the hex value)F (the hex value)rB	
PC PC <t< td=""><td>nory, each register has an address, shown in the left row. The columns to the right of these addresses represent clock cycles that</td><td>6 PC+2 rA rB rB</td><td></td></t<>	nory, each register has an address, shown in the left row. The columns to the right of these addresses represent clock cycles that	6 PC+2 rA rB rB	
0 0 0 0 6 C 6 6 C 6 6 C 6 6 C 6 6 C 6 6 C 6 6 6 6 6 C 6 6 6 6 6 6 6 6 6 6		$7 \qquad PC+6 \qquad F (the hex value) \qquad F (the hex value) \qquad F (the hex value)$	ue)
0 0	Jnless a new value is written to a register, the register keeps its previous value: copy these values from the previous clock cycle.	PC 0 6 C	
1 0 5 iCd 3 3			
	0 5	iCd 3 3 .	
2 1 1 i i i i i i i i i i i i i i i i i	<u>1</u> 1	iFn 0 0 0	
3 0 0 Image: Constraint of the second		rA 8 8 (
4 0 0 rB 2 1			
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rB 2 1	
valP 6 C	0 0		
7 0 0 iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	0 0	valC 1 5	
We have no register F. If you try to access register F, return a 0; if you're trying to write to register F, just move on. F is used as a flag	0 0	valC 1 5	
ate we don't need to read or write to memory in a given instruction.	0 0 <	valC 1 5	

The Paper CPU Activity

How it works:

- Students do the activity in groups
- Each student acts as one of the four stages
- Students calculate and pass values around

Goals:

- Introduce CPU architecture
- Determine what a mystery program does

How we implement it:

- The activity is used as an introduction to CPU architecture
- It provides scaffolding for teaching a simulated Y86 CPU in Logisim
- At UBC we run the Paper CPU in lab followed directly by the Logisim simulation
- AT UToronto we do the activity on its own in tutorial





Teaching CPU Architecture: A New Way to Provide Effective Scaffolding

Elizabeth Patitsas, Vanessa Kroeker, Rachel Jordan, and Kimberly Voll University of Toronto University of British Columbia Centre for Digital Media

Our Logisim Simulation

 Previously, we taught CPU architecture by starting with a circuit simulation of a "simple" CPU 	Effe
 Students found even the simplest version of it overwhelming! 	Lea
 We created the Paper CPU as an activity to scaffold the Y86 simulation 	Dis
To get inside a module: 12 Make sure you're in "poke" mode, the finger button in the upper-left. 12 Ocuble-click the magnifying glass that appears. 13 Double-click the magnifying glass that appears. 14 Double-click the magnifying glass that appears. 14 Double-click the magnifying glass that appears. 15 Double-click the mag	Col
Address web web abb Address web abb Address web abb Address web abb Address web abb Address web abb Address web abb Address web abb Address web abb Address web abb Address Address Addr	Litt
Schasb Yall Schasb Yall Schasb Yall Schasb <	No
dignet dignet interest	Imp

Acknowledgements

• The Paper CPU has been developed with the feedback of UBC's CPSC 121 students and TAs – a big thank you to them! • The Y86 Logisim simulation was made by Patrice Belleville and Steve Wolfman, based on Bryant and O'Hallaron's Y86 architecture. Development was partially funded by UBC's CS Science Education Initiative. • E.P. is supervised by Steve Easterbrook and Michelle Craig; travel funding from NSERC.

					Ex	ecut	te						
XECU	TE (Steps	2, 3, 4,	5, 6 and 7)									_	AL
F	vecute wo	rks wit	a lot of the	rest of the c	romputer to m	ake sure every in	struction is run r	aronerly					
	 scrA with Send The our 	A is the srcB t d iCd, i nextP(program	register add o get valB . F n, valA, va C will be vall n, and nextPC	ress where I B, valC, a l P, with one C will be va	the value you luA, and aluI exception: w lC. Pass next	n, valC, valP, src/ will use for valA B, over to ALU/D hen iCd = 7 ANI PC to the PC cell ne register with a	ECIDE and wa DECIDE and wa D bch = 1 . In this in the next emp	nis value from t nit for two valu s case, we will	the registe les back: v move to s	alE and bch	l .		
					Fet these values	s from Fetch/Decod	le (Step #1)						STE
Cd	3	3		C	Get these values	s from Fetch/Decoc	le (Step #1)					. 1	STI
	3 0	3 0			Get these values	s from Fetch/Decoo	le (Step #1)						STI
Fn				C	Get these values	s from Fetch/Decoc	le (Step #1)						STI
Fn ⁄alC	0	0			Get these values	s from Fetch/Decoc	le (Step #1)						STI
Cd Fn valC valP srcA	0	0 5			Get these values	s from Fetch/Decoc	le (Step #1)						STI
Fn valC valP srcA srcB	0 1 6 F F	0 5 C			Get these values	s from Fetch/Decoc	le (Step #1)						
Fn valC valP srcA srcB	0 1 6 F	0 5 C F											iCo
Fn valC valP srcA srcB dstE	0 1 6 F F 2	0 5 F F 1				s from Fetch/Decoc							iCd iFn
Fn valC valP rcA rcB lstE valA	0 1 6 F F 2 0	0 5 C F F 1											iCc iFn val
Fn valC valP rcA rcB lstE valA	0 1 6 F F 2	0 5 F F 1			Get these val		Step #2)						iCc iFn val val
Fn valC valP rcA rcB lstE valA valB	0 1 6 F F 2 0	0 5 C F F 1			Get these val	ues from registers (Step #2)						iCc iFn val val
Fn valC valP vrcA dstE valA valB valE	0 1 6 F 2 0 0	0 5 F F 1 0 0			Get these val	ues from registers (Step #2)						iCc iFn val val val
Fn valC valP srcA srcB dstE valA valB valB valE och	0 1 6 F 2 0 0 0	0 5 C F 1 0 0 0			Get these values of the set of th	ues from registers ((Step #2) (Step #3)						iCc
Fn valC valP srcA srcB dstE valA valA valB	0 1 6 F 2 0 0 0	0 5 C F 1 0 0 0			Get these values of the set of th	ues from registers ((Step #2) (Step #3) (Step #3)						iCc iFn val val val alu

Advantages of the Paper CPU

- fective scaffolding: students become comfortable with the structure of a CPU
- arning for the whole class: jumping to Logisim only benefited the top students
- scovery learning: the students typically "discover" pipelining and data forwarding on their own.
- llaborative learning: by putting students into a group to collaborate.
- tle overhead: little to no extra teaching load; reduces student questions later on.
- otes for afterwards: students have a paper copy of their work to add to their notes for the class.
- proved student buy-in: we survey our students after every lab; since adding the activity student feedback has improved significantly!

The activity is freely available at http: //www.ugrad.cs.ubc.ca/~cs121/2011W2/ Labs/Lab9/playcpu.pdf

REF	EREN	CE SHEET
	Sequ	ence of ste
	1.	An instru the addre
	2.	Fetch/De
		and forw about the
	3.	(iCd, iFr Execute
	5.	writes da
		forwards perform
	4.	ALU per stores th
		determin
	5-7	advance Execute
		and store begin ag
		Degin ag
Diffe	rent ins	tructions:
iCd		
1		
3		
6		
6		
6		
7		
7		

ALU and Decide Branch

	by getti	y getting aluA and aluB:			STEP 2 Calculate a new hexadecimal value, valE:								
If iCd is	:	aluA aluB		3			If iCD is:	and iFn is,	then:	valE	1		
1	1 0		0				~ 6	0, 1, 2		AluB + a	aluA		
3	3 valC		C 0				6	0		aluB + a	luA		
6	valA		valB				6	1		aluB - a	luA		
7		valC	0				6	6 2		aluB ∧ a	luA		
ır job is	also to f	figure ou	t if the co	nditions a	re right fo	r branchin	g–Execute w	rill then decide	e if we are	e actually	going to	branch.	
If iC	CD is:		and iFn is	, then:				bo	ch				
	~7		0, 1,	2				()				
	7		0			jump unconditionally: bch = 1							
	7		1		If	If $valE \le 0$ in the previous clock cycle, then bch = 1. Otherwise, bch = 0.							
	7		2			0							
					Get these v	values from	Execute:				I		
3	3												
0	0												
0	0												
0	0												
1	5												
					Then	calculate th	ese:				1	1	
	5												
1													
1 0	0												
	0 5												

You can do it too!

Seque	ence of steps to be completed,	including values to pass during a clock cycle:
1.	An instruction is taken from the address stored in the PC	
2.	Fetch/Decode analyses the i and forwards appropriate in about the function of the ins (iCd, iFn) and data (srcA, sr	nstruction formation struction 6 PC 5 valE,bch
3.	Execute updates key registe writes data into memory as forwards relevant data for th perform the correct compute	rs (PC) and well as MEMORY FETCH/DECODE EXECUTE ALU the ALU to ation iCd, iFn, iCd, iFn, iCd, iFn,
4.	ALU performs arithmetic of stores the results as (valE) if determines how the program advance (bch)	perations and t also valP, valC, valA, valB, valA, valB, valA, valB, valA, valB, valA, valB, valA, valB, valA, val
5-7	Execute updates relevant int and stores value into memor begin again at step 1.	
nt ins	tructions:	
	iFn	Does this:
	0	Halts the computer
	0	Moves a value into a register
	0	Add
	1	Subtract
	2	Logical bitwise AND
	0	Unconditional jump
	1	Jump if less than or equal

Figure: Reference sheet for the Paper CPU

