

Virtualization

- CPU → time sharing
- Memory (RAM) → space sharing

OS implements virt → high level: policy
→ low level: mechanism } keeping separate improves modularity

Scheduling and threads

- Issues: Concurrency (concurrent) + Persistence (main mem is lost during crash ⇒ need to keep virt. data somewhere)
- Limited Direct execv. (no overhead): set up cpu s.t. it just executes the prog.
- Limitations ⇒ have to restrict operaⁿ
- need to regulate control
- interrupts




- process → has virt. CPU & virt mem



- multi-threaded process: multiple p^{ts} of exec. address space.
- all threads share the same have ≠ PC!
- shared obj^s
- local vars
- global vars, static obj^s


- process control block (OS's DS for processes)



- PID + process state + process priority
- add. sp^r. + PC + SP
- Register save area (to store info in cpu regs for proc while context switch)
- resource use info
- list of open files ...

Interrupts

- Mechanism! (vs policy)
- HW int. signal I/O event
- SW int: errors and syscalls
- ↳ traps = exceptions




→ Bootstrapping

RAM = volatile, ROM = non-volatile
(memory)

BIOS (basic I/O sys): 1st prog to run after power is supplied
→ HW is in sys mode
→ initialize OS DS
→ create 1st proc. (init)
→ mode switch -> user

firmware → software that chrl some hw features. doesn't require freq. updates.



→ System Call

cf 2.09: when user prog does a syscall, it passes args to the kernel by giving it ptrs to buffers, which have to be copied on kernel stack.

→ Context Switch

→ Switch CPU to new prog by saving state of old, loading that of new
→ time = pure overhead! → policies should be parsimonious.

D. Synchronisation

CSC369

(2)

- critical section pb: two threads accessing same shared resource must be controlled
- order of thread execution

- mutual exclusion: avoid race condi.
- progress: if CS is available, do smthg outcome depends on which does smthg 1st
- bounded waiting: avoid starvation by setting lim. on # lines all threads can enter CS, so everyone eventually does.

Solve Peterson's alg - 2 threads share mem, $flag[i] = \{F, T\}$
- interested thread sets its flag
- spin wait while $turn == other \& \& i \neq 0$
- if 2 k. enter at once and chg $turn$ to their ids, one of them will overwrite the other.

(anym's) Bakery alg - give tickets, enter by PID.

Abstract of CS locks
condition vars
semaphores same power
monitors
messages

HW sup.
disable int during

HW help: disable interrupts (context switches) during CS access.
spinlock: acquire lock by busy waiting: $while (test\&set(lock))$
to consume CPU cycle
until lock is available
atomic instruction:
if $P \neq T$, set true.
if $P \neq F$, $P = T$, not false.

release lock

semaphore: ADT w/ int var.
wait { aka P, decrement } var -- 2 block
signal { aka V, increment } var++ 2 unblock
wait channel

• binary semaphore : single access to CS
• counting ——— : multiple threads (bounded by constant) have access to CS.

⚠ make sure wait and signal don't happen together

- ↳ low-level primitives
- ↳ microprocessor → disable interrupts
- ↳ multi- ——— → hw instruce. e.g. spinlocks.

Readers/Writers pb w/ semaphores & lock reads w/ mutex, lock writes w/ w-or-r, only 1st reader blocks on w-or-r, rest block on mutex.

→ limitation of wait & signal: only single condition (if ~~there is~~ one)

• ~~condition~~ condition var: { wait channel
cv - wait ——— rd. lock, sleep, acquire
cv - signal ——— wake waiting thread
cv - broadcast ——— wake all threads

- monitor: ADT { data only accessible through ops
ops

→ a process enters the monitor through op.

→ single procedure monitor (active) } e.g. use semaphores

⚠ How to ensure single active proc?

(D signal policy { → Hoare monitors: when P2 signals P1, context switch to P1, cond. P1 was waiting for always T. ⇒ need Q for signaler
→ Mesa monitors: when ———, P1 sent to ready Q and P2 continues.
⇒ need to recheck P2's wait cond.

→ Deadlock & Starvation

Deadlock: Set of threads S s.t. $\forall t \in S$ it is waiting for an event that can only be performed by a $t' \in S$.
Starvation: Thread that is postponed indefinitely.


Scheduling

Review: p process is instance of prog in execuⁿ - synch to coordinate resource sharing.
 • Thread(s) are part of a process


Threads alternate between computaⁿ (CPU) and I/O.

→ CPU-bound: CPU $\gg$ I/O

→ I/O-bound: I/O $\gg$ CPU



Lifecycle:



→ Non pre-emptive sched: CPU is kept until thread blocks/exits

→ Pre-emptive sched: CPU can be given to other thread before

Algs

→ FCFS (1st come 1st serv.)

→ SJF/SPN (Shortest Job 1st / Proc Next)

→ choose thread w/ shortest expected runtime

→ Round Robin (RR)

→ very simple implementaⁿ / concept


→ circular list of processes with associated (identical, i.e. no priority) time slice (quantum)

Priority Scheduling

policy: job w/ $\uparrow$ priority runs

issues: priority inversion: low p task holds resource high p needs
 starvation: low p never runs

→ Multilevel Queue Scheduling MLQ



→ extra level of scheduling: multiple ready q's w/ own sched alg. for each

→ Feedback Scheduling

→ decision depends on history: e.g. aging

→ combine w/ MLQ to move threads between q's $\Rightarrow$ MLFQ

→ Fair Share Scheduling

- grp threads by owners, give appropriate CPU sharing
- priority of a thread depends on its own priority and past history of grp.

→ Unix Scheduling

→ MLFQ w/ RR on each Q.

→ priority of job j : $P_j(i) = \text{base}_j + \frac{\text{CPU}_j(i-1)}{2} + \text{nice}_j$

Annotations:
- $P_j(i)$: priority of job j at the beginning of interval i
- base_j : base priority of j
- $\text{CPU}_j(i-1)$: CPU Utilization of j in interval $i-1$
- nice_j : user controlled adjust. fact.

Equation:
$$\text{CPU}_j(i) = \frac{U_j(i)}{2} + \frac{\text{CPU}_j(i-1)}{2}$$

where $U_j(i)$ is CPU Utilization of j in interval i .

→ Memory Managt

Requirements:

- Relocation
- protection → requires HW support (mode bit)
- sharing
- logical org → mapping between ϕ^L mem and code modules
- physical org → memory vs disk ⇒ hierarchy ⇒ manage flow between levels

→ Address binding

• data & code needs to be binded to ϕ^L add.

→ compile-time binding: absolute code (binary contains real add.) ⇒ no possible relocaⁿ

→ load-time —————: static relocation (add.)

• compiler maps symbolic add. to logical, relocatable

• linker takes the whole collection of obj. files (.o) to map to logical, absolute add.


→ RUN-time binding: dynamic relocation

CSC369

(4)

Virtual Mem View

Physical Mem View



→ Fixed partitioning of Mem

solvo {

- internal fragmentation → unused
- overlays (procs larger than partition → programmer has to deal with swapping: swap out of mem waiting processes)

→ Dynamic



→ external fragmentation

de fragmentation

- compact: requires process to be relocatable.

solvo {

- post frag
- pre frag

→ placement alg:

- 1st fit: 1st block large enough from start.
- next fit: from prev. search.
- worst fit: choose largest block
- best fit: choose block w/ size closest to needed.
- quick fit: keep multiple lists of free blocks for common sizes

o with run-time binding:

→ process instrucⁿ refer to relative addresses.

⇒ hardware support: base reg + limit reg are loaded at runtime on memory ref instructions, add base to relative add to get proper address, and compare to check for illegal address. excepⁿ ⇒ if $(A < B || A \geq B + L)$, then trap

→ Paging

→ divide ϕ mem into equal fixed size page frames.
 virt mem of proc into virt pages
 $\Rightarrow$ NO ext. frag, int frag is limited

OS support: page table as OS DS

per process
 map page to frame

virt addr. is page# + page offset.

$$\text{page\#} = \text{vaddr} / \text{page size}$$

$$\text{offset} = \text{vaddr} \bmod \text{page size}$$

HW support: page table base register PTBR

On each mem ref MMU translates page# $\rightarrow$ frame#
 and adds offset

e.g. 16 bit & 1024 bytes page size $\Rightarrow$

15	10	9	0
page #			offset

need 10 bits to address 1024 bytes
 leftover bits determine max # of addressable pages

32 bit & 4096 bytes page size $\Rightarrow$

31	12	0
page #		offset

→ Page table: array of page table entries PTE

$\sim 0 \gg 13$ → page size (12) + only half of mem is user $\Rightarrow +1 = 13$


→ PTE: one per page

M	R	I	V	frame #
modified?				valid?

→ limit: exponential size required for PT!
 64 bit $\Rightarrow$ 16 PB!


→ Hierarchical paging

2-level paging: virt add



32 bit $\rightarrow$ 4k pages, 4bytes PTE $\Rightarrow$ we want Master PageTable to fit in frame (4k) $\rightarrow$ CSC369
 64 bit $\rightarrow$ still a lot of overhead $\rightarrow$ 4k/4 = 1k $\Rightarrow$ 10bits since 12 for offset $\Rightarrow$ 10 bits for 700pt nice candidate

$\rightarrow$ Hashed Page Tables
 virt add



$\rightarrow$ Paging limitations

mem ref overhead $\Rightarrow$ how cache! $\rightarrow$ part of MMU fully associative cache of recent $\rightarrow$ Translation Lookaside Buffer TLB

TLB hits > 99%!

TLB misses (faults) $\rightarrow$ need policy to choose which PTE to evict from TLB to accommodate new

TLB management $\rightarrow$ HW loaded (MMU)

OS maintains PTBR in main mem, HW accesses it directly $\rightarrow$

$\rightarrow$ SW loaded

TLB miss $\rightarrow$ trap to OS

$\rightarrow$ OS syncs TLB $\rightarrow$ PTBR (chg protect bit, etc..)

$\rightarrow$ Paged virtual mem

swapping pages mem $\leftrightarrow$ disk $\rightarrow$ demand paging

$\rightarrow$ Locality

temporal loc - recently accessed locs are likely to be accessed again

spatial loc - locs near

→ Policies for Men Manager

- Fetch policy : when to fetch ^{page} → demand paging vs prepaging
- Placement ——— where to put pages
- Replacement ——— what to evict

UNIX

⑥

fork returns twice $\rightarrow$ copy of add. space of parent

exec returns $\rightarrow$ p b Δ

exit $\rightarrow$ zombie while parent waits ~~why~~
context switch $\rightarrow$ add space cleared
 $\rightarrow$ save old, load new

PCB : {
 process {
 add space: code + data, stack (exec's space)
 PC / registers
 OS resources: files network ports -
 kernel thread and stack - OS ds
 PTEs
 }
 I/O, resource use (for sched.), proc state, PC
 CPU regs (for saving during switch), proc
 priority, page tables

multi process $\leftarrow$ multithread (kernel) $\leftarrow$ multithread (user)
race cond.: 2 proc accessing same resource with
possibility of multiple outcomes depending on
"scheduling"


critical section
 $\rightarrow$ mutual excls
 $\rightarrow$ progress: only threads involved in CS can influence
who gets it -
 $\rightarrow$ bounded waiting (no starvation): given a
waiting proc, should be a bound on # of
other procs able to access CS

phs w/ machine instruo ~~instruo~~ for CS

- busy waiting
- starvation

→ deadlock — priority inversion

(7)



non pre-emptive → proc yields cpu whil block / exit
→ can be (context) switched out

batch / interactive

priority inversion vs starvation

↓ priority ~~yields~~
makes ↑ priority wait

↑ priority always executed
⇒ ↓ priority starvation

MLFQ → multiple queues, for each proc goes on
Q dep. on D, feedback allows chg.

5 negs of MM



8

virtual mem

- reloca^o — modularity
- protec^o — CS
- sharing — control
- logical org — knowsla^o
- physical org — ~~regs~~ ~~mem~~ ~~curves~~

Disk

internal frag


add. binding

load-line

exec-line → dynamic

special HW
⇒ MMU

virtual



Dynamic Partitioning



compaction

free requires relocatability

Paging

mem divided into page frames,
proc addressed logically with pages

↳ PTBR: array of PTEs indexed by VPN
(per proc)

- Page tables
- Hierarchical PT
- Hashed PT
- Inverted PT

→ use hashing to reduce search time

Translation Lookaside buffer

→ TLB $\in$ MMU

(9)

→ 99% Hits in practice → locality

→ TLB miss

↳ HW or SW impl.

TLB manager: consistency of prot bits PTBR $\leftrightarrow$ TLB

Page schemes → locality (temporal, spatial)

HW: needs → MMU, TLB, PT...

SW: policies → fetch, placement, replacement

• Demand paging: evict when full (no need to evict clean but need to know loc. on disk)

• Prepaging: fetch none exploiting locality

Replacement algs

Belady — "~~re~~evicting page that won't be used for the longest period" is opt.

↳ Belady's alg: opt — for benchmark

↳ FIFO: suffers from Belady's anomaly:
more space $\Rightarrow$ more hits

↳ LRU: last recently used — good guess
• exact: \$!

• approximate: counter shift down at interval

→ 2nd chance: if ref bit = 0, evict otherwise move to next page frame

13

- frames on free list hold prev. cont and can be reused if referenced before reallocation —

→ global repl. dynamically grows per proc
refs

o Page Fault freq. $\rightarrow$ ~~expensive~~ ad hoc

→ $\uparrow$ ~~p~~ or $\downarrow$ according to fault.

Overcommitted to paging $\Rightarrow$ thrashing == more time fetch/reloc.
than making CPU progress

• CPU instr: read $\rightarrow$ TCB lookup $\rightarrow$ MMU translates to φ

page faults } PTE bit

- No page → page not allocated
→ seg fault
- page not in frame
→ allocate + fetch

Segment BS ?

File Sys

10

Hard links -> Acyclic Graphs (keep

Access Control Lists


	obj 01	obj 02	obj 03
A	R		
subj B	Rw		x
C			

-> use groups (UNIX) to avoid ACL

- FS implementation: 4k blocks, root in master block, free bitmaps
- dir: linear lists, hash table
- disk layout: contiguous alloc, linked (ptr to next block), indexed alloc

unix inodes: stores metadata

indexes blocks used by file/dir




competes w/ VM

Exploit locality => File Buffer Cache (for writes)
~~read~~ ahead (for reads) flush period

Disk I/O => messy (bad blocks, missed seeks...)

Original UNIX


cylinder grps



Deadlock

Alt

12



• Recovery

→ Ostrich alg

→ finite res → no ~~deadlock~~ OS == virt.

⇒ so only deadlocks are on locks

• write ahead logging: log transaction, checkpoint writes log → data updates → log

• set of nonconflicting ~~sets~~ of series of transac^{ns}

→ conflict serializability: can reschedule without conflict

• always

in C-S set

• timeout for lost messages, protocols for duplicates

Livelock

→ continuously retrying same ops prevents prog -

interrupt

exception → syscall
→ illegal

Security

(13)

- confidentiality : info released
- integrity : info modified
- availability : provide access to legitimate users
- authenticity : establishing 2

Trap Doors — entry point exploit

Logic Bombs — legitimate destructive code

Trojan Horses — ^{concealed} malware that when run can do sth_g like

Viruses — replicating its code in progs

Worms — network exploit

→ Buffer Over flows : fill buffer until can override return address to point to exploit code

→ Network Attacks

- passive
 - eavesdropping → encrypt
 - traffic analysis → obfuscate patterns

active

- replay : capture to reuse
- modify messages
- masquerade
- denial of service : flooding

→ Login Spoofing (similar to fishing)

Sol^o

Transport Layer Security → Certification Authority
— handshake protocol

1 CSC 369

Bakery's also give tickets, cut lines by PED
HW disabled, interpreters

cond. vars $\rightarrow$ var, wait, signal, wc $\rightarrow$ only if not binary

Single proc active $\rightarrow$ Home: P2 $\rightarrow$ P1

→ FCFS, SJF, RR, Priority, ready and P2go

- Hierarchical + feedback $\Rightarrow$ MLFQ

Case: Relocation

- sharing $\rightarrow$ node 20 (new support)

- logical org. $\rightarrow$ 1st, 2nd, 3rd, 4th, 5th, 6th, 7th, 8th, 9th, 10th, 11th, 12th, 13th, 14th, 15th, 16th, 17th, 18th, 19th, 20th, 21st, 22nd, 23rd, 24th, 25th, 26th, 27th, 28th, 29th, 30th, 31st, 32nd, 33rd, 34th, 35th, 36th, 37th, 38th, 39th, 40th, 41st, 42nd, 43rd, 44th, 45th, 46th, 47th, 48th, 49th, 50th, 51st, 52nd, 53rd, 54th, 55th, 56th, 57th, 58th, 59th, 60th, 61st, 62nd, 63rd, 64th, 65th, 66th, 67th, 68th, 69th, 70th, 71st, 72nd, 73rd, 74th, 75th, 76th, 77th, 78th, 79th, 80th, 81st, 82nd, 83rd, 84th, 85th, 86th, 87th, 88th, 89th, 90th, 91st, 92nd, 93rd, 94th, 95th, 96th, 97th, 98th, 99th, 100th, 101st, 102nd, 103rd, 104th, 105th, 106th, 107th, 108th, 109th, 110th, 111th, 112th, 113th, 114th, 115th, 116th, 117th, 118th, 119th, 120th, 121st, 122nd, 123rd, 124th, 125th, 126th, 127th, 128th, 129th, 130th, 131st, 132nd, 133rd, 134th, 135th, 136th, 137th, 138th, 139th, 140th, 141st, 142nd, 143rd, 144th, 145th, 146th, 147th, 148th, 149th, 150th, 151st, 152nd, 153rd, 154th, 155th, 156th, 157th, 158th, 159th, 160th, 161st, 162nd, 163rd, 164th, 165th, 166th, 167th, 168th, 169th, 170th, 171st, 172nd, 173rd, 174th, 175th, 176th, 177th, 178th, 179th, 180th, 181st, 182nd, 183rd, 184th, 185th, 186th, 187th, 188th, 189th, 190th, 191st, 192nd, 193rd, 194th, 195th, 196th, 197th, 198th, 199th, 200th, 201st, 202nd, 203rd, 204th, 205th, 206th, 207th, 208th, 209th, 210th, 211th, 212th, 213th, 214th, 215th, 216th, 217th, 218th, 219th, 220th, 221st, 222nd, 223rd, 224th, 225th, 226th, 227th, 228th, 229th, 230th, 231st, 232nd, 233rd, 234th, 235th, 236th, 237th, 238th, 239th, 240th, 241st, 242nd, 243rd, 244th, 245th, 246th, 247th, 248th, 249th, 250th, 251st, 252nd, 253rd, 254th, 255th, 256th, 257th, 258th, 259th, 260th, 261st, 262nd, 263rd, 264th, 265th, 266th, 267th, 268th, 269th, 270th, 271st, 272nd, 273rd, 274th, 275th, 276th, 277th, 278th, 279th, 280th, 281st, 282nd, 283rd, 284th, 285th, 286th, 287th, 288th, 289th, 290th, 291st, 292nd, 293rd, 294th, 295th, 296th, 297th, 298th, 299th, 300th, 301st, 302nd, 303rd, 304th, 305th, 306th, 307th, 308th, 309th, 310th, 311th, 312th, 313th, 314th, 315th, 316th, 317th, 318th, 319th, 320th, 321st, 322nd, 323rd, 324th, 325th, 326th, 327th, 328th, 329th, 330th, 331st, 332nd, 333rd, 334th, 335th, 336th, 337th, 338th, 339th, 340th, 341st, 342nd, 343rd, 344th, 345th, 346th, 347th, 348th, 349th, 350th, 351st, 352nd, 353rd, 354th, 355th, 356th, 357th, 358th, 359th, 360th, 361st, 362nd, 363rd, 364th, 365th, 366th, 367th, 368th, 369th, 370th, 371st, 372nd, 373rd, 374th, 375th, 376th, 377th, 378th, 379th, 380th, 381st, 382nd, 383rd, 384th, 385th, 386th, 387th, 388th, 389th, 390th, 391st, 392nd, 393rd, 394th, 395th, 396th, 397th, 398th, 399th, 400th, 401st, 402nd, 403rd, 404th, 405th, 406th, 407th, 408th, 409th, 410th, 411th, 412th, 413th, 414th, 415th, 416th, 417th, 418th, 419th, 420th, 421st, 422nd, 423rd, 424th, 425th, 426th, 427th, 428th, 429th, 430th, 431st, 432nd, 433rd, 434th, 435th, 436th, 437th, 438th, 439th, 440th, 441st, 442nd, 443rd, 444th, 445th, 446th, 447th, 448th, 449th, 450th, 451st, 452nd, 453rd, 454th, 455th, 456th, 457th, 458th, 459th, 460th, 461st, 462nd, 463rd, 464th, 465th, 466th, 467th, 468th, 469th, 470th, 471st, 472nd, 473rd, 474th, 475th, 476th, 477th, 478th, 479th, 480th, 481st, 482nd, 483rd, 484th, 485th, 486th, 487th, 488th, 489th, 490th, 491st, 492nd, 493rd, 494th, 495th, 496th, 497th, 498th, 499th, 500th, 501st, 502nd, 503rd, 504th, 505th, 506th, 507th, 508th, 509th, 510th, 511th, 512th, 513th, 514th, 515th, 516th, 517th, 518th, 519th, 520th, 521st, 522nd, 523rd, 524th, 525th, 526th, 527th, 528th, 529th, 530th, 531st, 532nd, 533rd, 534th, 535th, 536th, 537th, 538th, 539th, 540th, 541st, 542nd, 543rd, 544th, 545th, 546th, 547th, 548th, 549th, 550th, 551st, 552nd, 553rd, 554th, 555th, 556th, 557th, 558th, 559th, 560th, 561st, 562nd, 563rd, 564th, 565th, 566th, 567th, 568th, 569th, 570th, 571st, 572nd, 573rd, 574th, 575th, 576th, 577th, 578th, 579th, 580th, 581st, 582nd, 583rd, 584th, 585th, 586th, 587th, 588th, 589th, 590th, 591st, 592nd, 593rd, 594th, 595th, 596th, 597th, 598th, 599th, 600th, 601st, 602nd, 603rd, 604th, 605th, 606th, 607th, 608th, 609th, 610th, 611th, 612th, 613th, 614th, 615th, 616th, 617th, 618th, 619th, 620th, 621st, 622nd, 623rd, 624th, 625th, 626th, 627th, 628th, 629th, 630th, 631st, 632nd, 633rd, 634th, 635th, 636th, 637th, 638th, 639th, 640th, 641st, 642nd, 643rd, 644th, 645th, 646th, 647th, 648th, 649th, 650th, 651st, 652nd, 653rd, 654th, 655th, 656th, 657th, 658th, 659th, 660th, 661st, 662nd, 663rd, 664th, 665th, 666th, 667th, 668th, 669th, 670th, 671st, 672nd, 673rd, 674th, 675th, 676th, 677th, 678th, 679th, 680th, 681st, 682nd, 683rd, 684th, 685th, 686th, 687th, 688th, 689th, 690th, 691st, 692nd, 693rd, 694th, 695th, 696th, 697th, 698th,

→ Add. binding: compile-time: absolute code
load-time: static reloc.

Dynamic satisfactions : art of life

- with run-time bindings: $\text{pre frag: FlashFit} \rightarrow 1^{\text{st}}$ block fits

HW support: base neg + limit neg


Quick fix on multiple list

of common face blocks

Disk I/O: disk sched. FCFS - good for low load
SSTF - shortest seek time first

SCAN / C-SCAN - request ~~chain~~ ^{disk} & dir
 LOOK / C-LOOK - ~~one~~ (full disk) | |

Look (C-look - ^(full circle) same but not) just ne



FS impl: free list nap, root in MB
dirs: linear, hashed links
disk layout: contiguous, linked, indexed
retrieval $\rightarrow$ modes

Deadlock

- Mutex
- Hold & want
- non-prescription
- circular wait

prevention? no
avoidance? Banker's alg
→ proc decline max res.
→ not given if possible
of unsafe state
→ safe state is at least one
deadlock-free schedule

- confidentiality: info released
- integrity: info good
- availability: provide access
- authenticity: legitimate source

conflict serializability -
 set of transac. s.t. $\exists$ sched. that
 is serial (by switching)
 line lock - processes waiting
 for others locked to a
 useless pointless lock



university of toronto
department of
computer science

File name MarkingScheme_A4

[Download](#)

File size 6 KB

next line bring earplugs
for final exam!