

GATES	⊕ BUFFER	AND	OR	XOR																																				
(cf last page)	$A \rightarrow Y=A$ $B \rightarrow Y=B$	$A \cdot B \rightarrow Y=A \cdot B$	$A+B \rightarrow Y=A+B$	$A \oplus B \rightarrow Y=A \oplus B$																																				
	<table border="1"> <tr><td>A(B)</td><td><math>\bar{A}(\bar{B})</math></td></tr> <tr><td>00</td><td>11</td></tr> <tr><td>01</td><td>10</td></tr> <tr><td>10</td><td>01</td></tr> <tr><td>11</td><td>00</td></tr> </table>	A(B)	$\bar{A}(\bar{B})$	00	11	01	10	10	01	11	00	<table border="1"> <tr><td>AB</td><td><math>\bar{A}\bar{B}</math></td></tr> <tr><td>00</td><td>11</td></tr> <tr><td>01</td><td>10</td></tr> <tr><td>10</td><td>01</td></tr> <tr><td>11</td><td>00</td></tr> </table>	AB	$\bar{A}\bar{B}$	00	11	01	10	10	01	11	00	<table border="1"> <tr><td>A+B</td><td><math>\overline{A+B}</math></td></tr> <tr><td>01</td><td>10</td></tr> <tr><td>10</td><td>01</td></tr> <tr><td>11</td><td>00</td></tr> </table>	A+B	$\overline{A+B}$	01	10	10	01	11	00	<table border="1"> <tr><td><math>A \oplus B</math></td><td><math>A \Leftrightarrow B</math></td></tr> <tr><td>01</td><td>10</td></tr> <tr><td>10</td><td>01</td></tr> <tr><td>11</td><td>00</td></tr> </table>	$A \oplus B$	$A \Leftrightarrow B$	01	10	10	01	11	00
A(B)	$\bar{A}(\bar{B})$																																							
00	11																																							
01	10																																							
10	01																																							
11	00																																							
AB	$\bar{A}\bar{B}$																																							
00	11																																							
01	10																																							
10	01																																							
11	00																																							
A+B	$\overline{A+B}$																																							
01	10																																							
10	01																																							
11	00																																							
$A \oplus B$	$A \Leftrightarrow B$																																							
01	10																																							
10	01																																							
11	00																																							
	$A \rightarrow Y=A$ $B \rightarrow Y=B$	$A \cdot B \rightarrow Y=\overline{A \cdot B}$	$A+B \rightarrow Y=\overline{A+B}$	$A \oplus B \rightarrow Y=\overline{A \oplus B}$																																				
	NOT	NAND	NOR	XNOR																																				

CIRCUITS

A B C	Minterms	Maxterms
000	$\bar{A}\bar{B}\bar{C}$ $m_0$	$A+B+C$ $M_0$
001	$\bar{A}\bar{B}C$ $m_1$	$A+B+\bar{C}$ $M_1$
...	...	...
110	$A\bar{B}\bar{C}$ $m_6$	$\bar{A}+\bar{B}+C$ $M_6$
111	$ABC$ $m_7$	$\bar{A}+\bar{B}+\bar{C}$ $M_7$

SOM  
Every Min in the combi is high

POM  
Every Max in the combi is low

KARNAUGH

	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	1	2	4	3
$\bar{A}B$	5	6	8	7
$A\bar{B}$	13	14	16	15
$AB$	9	10	12	11

Minterms can fill from maxterms by converting 0 to 1


built such that differ by one order can be naturally linked to 000-001-010...

DEVICES

MUX (5-DeMUX)



ADD




Note on 2's comp.

'divides' scope of possible nbs given by 2:


unsigned	signed
000	0
001	1
...	...
100	-4
...	...
111	-1

thus most negative number is 1000...

SUB



DEC




Combinational circuits : NO FEEDBACK ⇒ OUTPUT DEPENDS ON INP.

Sequential circuits : FEEDBACK ⇒ VALUES ARE STORED IN THE CIRCUIT


# SEQ CIR . Simple (set/reset) latches

## . SR [NOR] latch



S	R	next Q	Action
0	0	Q	hold
0	1	0	reset
1	0	1	set
1	1	X	N/A


## . SR [NAND] latch




S	R	next Q	Action
0	0	X	N/A
0	1	1	Reset
1	0	0	Set
1	1	Q	hold

## . Gated (clocked) latches

### . Clocked SR latch




### . D latch (gated)



C	D	Q	Q-bar	Action
0	X	Q <sub>p</sub>	Q <sub>p</sub>	hold
1	0	0	1	Reset
1	1	1	0	Set


## . Flip-flops

### . SR (m/s) FF




⌋ trig SR

### . D (m/s) FF




⌋ trig D

### . D (posedge) FF




⌋ trig D

### . T FF




$$Q_m = T \oplus Q_p$$

### . JK FF




$$Q_m = J\bar{Q}_p + \bar{K}Q_p$$


## . Shift register




## . Asynchronous (ripple) Counter




## . Load Register



## . Synchronous Counter



### D FF with enable:




# FSM - Finite State Machine: abstract model that captures the operation of a sequential circuit

## FSM Design:

### 1. Draw state diagram

- > encompasses all the states and transitions
- > between states that relate to signal input (00, 01...)



ie example: P (press) M (move)

### 2. Derive state table


- > straight forward from diagram

State p (previous)	P	M	State q (next)
neutral	1	0	clicked
clicked	1	0	clicked
...	...	...	...

### 3. Assign Flip-flops

- > Nb ff =  $\lceil \log_2 \text{nb states} \rceil$
- > avoid bad transitions

- minimize nb
- avoid changing more than 2 values at once
- intermediary states must be 'harmless' (ie don't cause output to undesired)



### 4. Rederive state table

- > replace state names by FF values

FF <sub>0</sub>	FF <sub>1</sub>	FF <sub>2</sub>	P	M	FF <sub>0</sub>	FF <sub>1</sub>	FF <sub>2</sub>
0	0	0	1	0	1	0	0
1	0	0	1	0	1	0	0

### 5. Design combinational circuit

- > draw karnaugh maps for each flip-flop and derive FF bool eqns
- > draw circuit from FF boolean eqns

FF <sub>0</sub>	FF <sub>1</sub>	FF <sub>2</sub>	P	M	FF <sub>0</sub>	FF <sub>1</sub>	FF <sub>2</sub>
0	0	0	0	0	1	x	0
1	x	0	0	x	x	x	x
x	x	x	x	1	0	x	1
0	0	0	0	x	x	x	x

$$F_0 = F_2 \bar{P} + F_0 P \bar{M} + F_0 \bar{P} \bar{M}$$

### FSM types:


- > Moore Mach: output depends solely on state
- > Mealy Mach: output depends on state and input

## PROCESSORS

### Booth's multiplication algorithm

- >  $m \times R = P$  (m has x bits, R has y bits, P has x+y+1 bits)
- >  $A = m, (y+1) 0s$
- >  $S = -m$  (2's comp),  $(y+1) 0s$
- >  $P = x 0s, R, 0$

- > loop y times:
  - > compare last 2 bits of P
  - 00, 11 -> P
  - 01 -> P+A
  - 10 -> P+S



-> arithmetically shift the value 1 bit to the right

- > drop the least significant bit from P, the result

-> example:  $(3 \times (-4)) = -12$   
 $\{x=y=4$



$$\begin{array}{r} A = 0011 \ 0000 \ 0 \\ S = 1101 \ 0000 \ 0 \\ P = 0000 \ 1100 \ 0 \end{array}$$

- 1.  $P = 00001100 \Rightarrow P = 000001100$
- 2.  $P = 000001100 \Rightarrow P = 0000001100$
- 3.  $P = 0000001100 \Rightarrow P+S = 1101001100$
- 4.  $P = 111010011 \Rightarrow P = 11101001$

->  $P = 1110100$  (2's comp of -12)



Note: this won't work for 'most negative number' in 2's comp => add a 0 bit to left

# ALU:




unclear notes:  
 Barrel shifter acts along side ALU  
 Some buses are used as i/o, thus WE tristate buffer  
 Word select: Row #  
 Bit select: cell #

# Memory




# Registers



Registers (few compared to mem) host data during instructions to be used by those instructions.


# Timing



# Buses

wires allowing communication between components (multiple can read, only 1 can write)  
 each component connects to the bus with a tri-state buffer (high impedance signal when not reading or writing)  
 Bus driver: component that reads from bus

# MIPS Datapath




# MIPS Instruction

R-type: opcode, RS, RT, RD, shift, funct  
 Reg-reg → read RS and RT, feed to ALU, update rd  
 opcode = 000000  
 I-type: opcode, RS, rt, immediate (displacement)  
 load/store → read RS (rt), feed to ALU (imm); memops read, branch → read RS and RT, ALU compare, update/branch PC  
 J-type: opcode, address  
 jump → loads add. in PC (after optional branch)

Instruction fetch, Decode/Regs fetch, Add/Data calc., Mem + update

# Control Unit

- > FSM whose input is opcode, outputs are the various muxes/etc. that channel the flow of info.
- PC Write: ALU -> PC
- PC Write Cond: ALU -> PC iff Zero
- I or D: Instr. (PC) or Data (ALU)
- Mem read: CPU reading Mem
- Mem Write: CPU writing Mem
- Mem to Reg: Mem -> Reg (ALU -> Reg)
- IR Write: Instr. Reg -> Instr. Mem
- PC Source: (Jump or ALU op) -> PC
- ALU Op (3w): ALU op.
- ALU Src A: (PC or Reg) A -> ALU
- ALU Src B: B -> ALU
- Reg Write: CPU writing Reg
- Reg Dst: which part of Instr. (at read) is providing addr. for Reg Write



# ASSEMBLY

- MIPS -> Microprocessor without Interlocked Pipeline Stages
- > reg-to-reg: All ops. are done on data in regs.
- > 32 regs + 3 regs (PC, HI, LO) for mult.
- 0 -> \$zero
- 1 -> \$at (assembler)
- 2-3 -> \$v0, \$v1 (return val)
- 4-7 -> \$a0-\$a3 (func. args)
- 8-15, 24-25 -> \$t0-\$t3 (temp)
- 16-23 -> \$s0-\$s7 (saved temp)
- 26, 27 -> \$k0, \$k1 (kernels)
- 28-31 -> \$gp (global ptr), \$sp (stack ptr), \$fp (frame ptr), \$ra (ret. addr.)

**Notes:**  
 i: immediate  
 u: unsigned  
 SE: sign extend  
 16 bits -> 32 bits  
 (first bit is rep. 16)  
 ZE: zero extend  
 (last 16 bits are 0s)

- Instanc
  - > Arithmetic (add, addi (I-TYPE), div, mult, sub) e.g. addi: \$t = \$s + SE(i)
  - > Logic (and, andi, nor, or, ori, xor, xori) e.g. andi: \$t = \$s and ZE(i)
  - > Shift (sll, sllv, sra, sraw, srl, srlv) e.g. sllv: \$d = \$t << \$s  
 [s: shift, l:left, r:right, l:logic, a:arithm, v:variable w/ (\$s)]
  - > Comparison (slt, slti) [stores 1 if \$s is less] e.g. slti: \$d = (\$s < SE(i))
  - > Branch (beq, bgtz, blez, bne) e.g. bne: (\$s != \$t) => pc + i << 2  
 [takes label as input, used to compute i = [label - (curr PC + 4)] >> 2]
  - > Jump (j, jal, jr, jalr) [jalr: not I-TYPE] e.g. jr: pc = \$s  
 [jal: jump and link -> curr PC -> \$ra] jal: \$ra = PC  
 PC = i << 2
  - > Load/Store (lb, lh, lw, sb, sh, sw) e.g. llw: \$t = ZE(MEM[\$s + i] : 2)  
 [b: byte (8b), h: half word (4bytes), w: word (2b)]
  - > Data mov (mthi, mflr, mthi, mtlr)
  - > Trap [trap instr. e.g. print-int, exit]


- Syntax
  - > program starts with `main:`, data: data declara, .text: start prog. instr. block
  - > var. declara: label .type value [type: word, .byte, .space ...]

# TRANSISTORS


p-n junctions

col.	13	14	15
e-	3	4	5
elem	B Al	C Si	N P Ge





p-type SC+13  
 n-type SC+15  
 Semiconductors




## BJT (Bipolar Junction Transistors)



## MOSFET (Metal Oxide Semiconductor Field Effect Transistors)



## CMOS (Comp. Metal Oxide Semicond.)



$A=0 \Rightarrow$  nMOS channel  $\oplus$  (Resistance)  
 pMOS channel  $\ominus$  (Res)  
 $\Rightarrow +5V \rightarrow \bar{A} \parallel \text{GRND} \Rightarrow \bar{A} = 1$   
 $A=1 \Rightarrow +5V \parallel \bar{A} \rightarrow \text{GRND} \Rightarrow \bar{A} = 0$

# GATES

(cf 1st page)

AB  
 0 0  
 0 1  
 1 0  
 1 1

BUF / NOT		AND / NAND		OR / NOR		XOR / NXOR	
A-D-Y	A-Do-Y	A-D-Y	A-Do-Y	A-D-Y	A-Do-Y	A-D-Y	A-Do-Y
B-D-Y	B-Do-Y	B-D-Y	B-Do-Y	B-D-Y	B-Do-Y	B-D-Y	B-Do-Y
$Y=A, Y=\bar{B}$	$Y=\bar{A}, Y=\bar{B}$	$Y=AB$	$Y=\bar{A}\bar{B}$	$Y=A+B$	$Y=\overline{A+B}$	$Y=A\oplus B$	$Y=\overline{A\oplus B}$
0 0	1 1	0 0	1 1	0 1	1 0	0 1	1 0
0 1	0 0	0 1	0 1	1 0	0 1	1 0	0 1
1 0	1 0	1 0	1 0	0 0	1 1	0 0	1 1
1 1	1 1	1 1	1 1	1 1	0 0	1 1	0 0