



Pin out and Description of TTL Chips

74LS00




quad 2 input NAND gate

74LS02




quad 2 input NOR gate

74LS03




quad 2 input NAND gate
(open collector)

74LS04




hex inverters

74LS05




hex inverters
(open collector)

74LS08




quad 2 input AND gate

74LS09




quad 2 input AND gate
(open collector)

74LS10




triple 3 input NAND gate

74LS11




triple 3 input AND gate

74LS14




hex Schmitt trigger

74LS20




dual 4 input NAND gate

74LS21



dual 4 input AND gate

74LS155



V_{CC} = Pin 16
GND = Pin 8


dual 2 of 4 decoder/multiplexer

TRUTH TABLE

ADDRESS		ENABLE "a"		OUTPUT "a"				ENABLE "b"		OUTPUT "b"			
A ₀	A ₁	E _a	\bar{E}_a	$\bar{0}$	$\bar{1}$	$\bar{2}$	$\bar{3}$	\bar{E}_b	\bar{E}_b	$\bar{0}$	$\bar{1}$	$\bar{2}$	$\bar{3}$
X	X	L	X	H	H	H	H	H	X	H	H	H	H
X	X	X	H	H	H	H	H	X	H	H	H	H	H
L	L	H	L	L	H	H	H	L	L	L	H	H	H
H	L	H	L	H	L	H	H	L	L	H	L	H	H
L	H	H	L	H	H	L	H	L	L	H	H	L	H
H	H	H	L	H	H	H	L	L	L	H	H	H	L

H = HIGH voltage level
L = LOW voltage level
X = Don't care.


74LS174



V_{CC} = Pin 16
GND = Pin 8

hex D type flip flop with reset

74LS175



V_{CC} = Pin 16
GND = Pin 8


quad D type flip flop with reset

TC AND RC TRUTH TABLE

INPUTS			TERMINAL COUNT STATE				OUTPUTS	
\bar{U}/D	CE	CP	Q ₀	Q ₁	Q ₂	Q ₃	TC	RC
H	X	X	H	H	H	H	L	H
L	H	X	H	H	H	H	H	H
L	L	↓	H	H	H	H	H	↓
L	X	X	L	L	L	L	L	H
H	H	X	L	L	L	L	H	H
H	L	↓	L	L	L	L	H	↓

H = HIGH voltage level steady state.
L = LOW voltage level steady state.
↓ = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition
X = Don't care.
↑ = LOW-to-HIGH clock transition.
↓ = LOW pulse.


74LS191



V_{CC} = Pin 16
GND = Pin 8

4 bit binary up/down counter

74LS193




V_{CC} = Pin 16
GND = Pin 8

4 bit binary up/down counter

MODE SELECT-FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS			
	MR	$\bar{P}L$	CP _U	CP _D	D ₀ , D ₁ , D ₂ , D ₃	Q ₀ , Q ₁ , Q ₂ , Q ₃	$\bar{T}C_U$	$\bar{T}C_D$	
Reset (clear)	H	X	X	L	X X X X	L L L L	H	L	
	H	X	X	H	X X X X	L L L L	H	H	
Parallel load	L	L	X	L	L L L L	L L L L	H	L	
	L	L	X	H	L L L L	L L L L	H	H	
	L	L	L	X	H H H H	H H H H	L	H	
	L	L	H	X	H H H H	H H H H	H	H	
Count up	L	H	↑	H	X X X X	Count up	H(b)	H	
Count down	L	H	H	↑	X X X X	Count down	H	H(c)	

74LS195




VCC = Pin 16
GND = Pin 8

4 bit parallel access shift register

MODE SELECT—FUNCTION TABLE

OPERATING MODES	INPUTS						OUTPUTS				
	\overline{MR}	CP	\overline{PE}	J	\overline{K}	D_n	Q ₀	Q ₁	Q ₂	Q ₃	\overline{Q}_3
Asynchronous Reset	L	X	X	X	X	X	L	L	L	L	H
Shift, Set First Stage	H	↑	h	h	h	X	H	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Reset First Stage	H	↑	h	l	l	X	L	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Toggle First Stage	H	↑	h	h	l	X	\overline{q}_0	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Retain First Stage	H	↑	h	l	h	X	q ₀	q ₀	q ₁	q ₂	\overline{q}_2
Parallel Load	H	↑	l	X	X	d_n	d ₀	d ₁	d ₂	d ₃	\overline{d}_3

74LS253




VCC = Pin 16
GND = Pin 8

dual tri-state 4-1 multiplexer

TRUTH TABLE

SELECT INPUTS		DATA INPUTS				OUTPUT ENABLE	OUTPUT
S ₀	S ₁	I ₀	I ₁	I ₂	I ₃	O \overline{E}	Y
X	X	X	X	X	X	H	(Z)
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
H	L	X	L	X	X	L	L
H	L	X	H	X	X	L	H
L	H	X	X	L	X	L	L
L	H	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

74LS283



VCC = Pin 16
GND = Pin 8


4 bit adder

PINS	C _{IN}	A ₁	A ₂	A ₃	A ₄	B ₁	B ₂	B ₃	B ₄	Σ ₁	Σ ₂	Σ ₃	Σ ₄	C _{OUT}
Logic Levels	L	L	H	L	H	H	L	L	H	H	H	L	L	H
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

(10 + 9 = 19)

(carry + 5 + 6 = 1)

74LS367A



hex buffer 4 & 2 bit (tri-state)

PIN OUT FOR DIGITAL BOARD

1-SW1	2-SW2
3-SW3	4 - SW4
5 -SW5	6 -SW6
7 -SW7	8 -SW8
9 -GND	10 - NC
11 -GND	12 - NC
13 -GND	14 - NC
15-GND	16 - NC
17 -LED1	18 -LED2
19 -LED3	20 -LED4
21 -LED5	22 -LED6
23 -LED7	24 -LED8
25 -GND	26 - NC
27 -GND	28 - NC
29 -GND	30 - NC
31 -GND	32 - NC
33 -CLK	34 - NC
35 - NC	36 - NC
37 - NC	38 - PULSE
39 - NC	40 - NC

TO CALCULATE CLOCK FREQUENCY USE THE FOLLOWING FORMULA

$$F = \frac{1.41 \times 10^{-6}}{C} \quad \begin{array}{l} F = \text{frequency} \\ C = \text{capacitor} \end{array}$$

example : if a 1.0 uF capacitor is used ;

$$F = \frac{1.41 \times 10^{-6}}{1 \times 10^{-6}}$$

$$F = 1.41 \text{ Hz} \quad \text{or} \quad \frac{1}{F} \quad 0.709 \text{ sec.}$$