
### Database Architectures for New Hardware


### a tutorial by


### Anastassia Ailamaki


Database Group Carnegie Mellon University http://www.cs.cmu.edu/~natassa



# Trends in processor performance Scaling # of transistors, innovative microarchitecture Higher performance, despite technological hurdles! MOORE'S LAW Transistors In processor performance in perform







### Modern storage managers


- □ Several decades work to hide I/O
- □ Asynchronous I/O + Prefetch & Postwrite
  - Overlap I/O latency by useful computation
- Parallel data access
  - Partition data on modern disk array [PAT88]
- Smart data placement / clustering
  - Improve data locality
  - Maximize parallelism
  - Exploit hardware characteristics

...and larger main memories fit more data

■ 1MB in the 80's, 10GB today, TBs coming soon

DB storage mgrs efficiently hide I/O latencies

©2004 Anastassia Ailama



### Breaking the Memory Wall

@Carnegie Mello

### Wish for a Database Architecture:

- that uses hardware intelligently
- □ that won't fall apart when new computers arrive
- u that will adapt to alternate configurations


### Efforts from multiple research communities


- Cache-conscious data placement and algorithms
- Instruction stream optimizations
- □ Novel database software architectures
- □ Novel hardware designs (covered briefly)


□2004 Anastassia Ailamaki


Databases	1
Detailed Outline	
<ul> <li>Introduction and Overview</li> </ul>	
New Hardware	
Execution Pipelines	
Cache memories     Where Date Time Code	
<ul> <li>Where Does Time Go?</li> <li>Measuring Time (Tools and Benchmarks)</li> </ul>	
Analyzing DBs: Experimental Results	-
<ul> <li>Bridging the Processor/Memory Speed Gap</li> </ul>	
<ul> <li>Data Placement</li> <li>Access Methods</li> </ul>	
Query Processing Alorithms	
<ul> <li>Instruction Stream Optimizations</li> </ul>	
Staged Database Systems	
<ul><li>Newer Hardware</li><li>Hip and Trendy</li></ul>	
Query co-processing	
Databases on MEMStore	
Directions for Future Research	
17/102 Angelassia Aliamagi II.	
Deleberon	1
Databases @Carnegie Mellou	
Outline	
□ Introduction and Overview	-
□ New Hardware	
□ Where Does Time Go?	
□ Bridging the Processor/Memory Speed Gap	
□ Hip and Trendy	
<ul> <li>Directions for Future Research</li> </ul>	
2004 Anastassia Ailamaki 11	
	-
Databases  @Carnegie Mellor	
This Section's Goals	
<ul> <li>Understand how a program is executed</li> </ul>	
<ul> <li>How new hardware parallelizes execution</li> </ul>	
<ul><li>What are the pitfalls</li></ul>	
Understand why database programs do not take	
advantage of microarchitectural advances	
□ Understand memory hierarchies	
<ul> <li>How they work</li> </ul>	
What are the parameters that affect program behavior	
Why they are important to database performance	
12004 Augustin Albumbi	


## Outline Introduction and Overview New Hardware Execution Pipelines Cache memories Where Does Time Go? Bridging the Processor/Memory Speed Gap Hip and Trendy Directions for Future Research















### Outline Introduction and Overview New Hardware Execution Pipelines Cache memories Where Does Time Go? Bridging the Processor/Memory Speed Gap Hip and Trendy Directions for Future Research









# Miss Classification (3+1 C's) compulsory (cold) "cold miss" on first access to a block — defined as: miss in infinite cache capacity misses occur because cache not large enough — defined as: miss in fully-associative cache conflict misses occur because of restrictive mapping strategy only in set-associative or direct-mapped cache — defined as: not attributable to compulsory or capacity coherence misses occur because of sharing among multiprocessors Cold misses are unavoidable Capacity, conflict, and coherence misses can be reduced







### Summary: New Hardware Fundamental goal in processor design: max ILP Pipelined, superscalar, speculative execution Out-of-order execution Non-blocking caches Dependencies in instruction stream lower ILP Caches important for database performance Level 1 instruction cache in critical execution path Trips to memory most expensive B workloads on new hardware Too many load/store instructions Tight dependencies in instruction stream Algorithms not optimized for cache hierarchies Long code paths

Large instruction and data footprints

Outline Outline	
□ Introduction and Overview □ New Hardware	
□ Where Does Time Go?	
<ul><li>Bridging the Processor/Memory Speed Gap</li><li>Hip and Trendy</li></ul>	
□ Directions for Future Research	
2004 Anastassia Ailamaki 28	
Databases @Carnegie Mellon	I
This Section's Goals	
<ul><li>Hardware takes time: how do we measure time?</li><li>Understand how to efficiently analyze</li></ul>	
microarchitectural behavior of database workloads	
<ul><li>Should we use simulators? When? Why?</li><li>How do we use processor counters?</li></ul>	
<ul><li>Which tools are available for analysis?</li><li>Which database systems/benchmarks to use?</li></ul>	
<ul> <li>Survey experimental results on workload characterization</li> </ul>	
<ul> <li>Discover what matters for database performance</li> </ul>	
2004 Anastassia Ailamaki 25	
Databases	1
Outline (Carnegie Mellon	
□ Introduction and Overview □ New Hardware	
□ Where Does Time Go?	
<ul> <li>Measuring Time (Tools and Benchmarks)</li> <li>Analyzing DBs: Experimental Results</li> </ul>	
<ul><li>□ Bridging the Processor/Memory Speed Gap</li><li>□ Hip and Trendy</li></ul>	
□ Directions for Future Research	

Simulator vs. Real Machine Real machine Simulator □ Limited to available Can measure any event hardware counters/events Vary hardware configurations □ Limited to (real) hardware configurations □ Fast (real-life) execution (Too) Slow execution Often forces use of scaled- Enables testing real: large & down/simplified workloads more realistic workloads Sometimes not repeatable Always repeatable □ Tool: performance counters □ Virtutech Simics, SimOS, SimpleScalar, etc. Real-machine experiments to locate problems Simulation to evaluate solutions

### Database @Carnegie Mello

Databases

### Hardware Performance Counters Counters

- What are they?
  - Special purpose registers that keep track of programmable events
  - Non-intrusive counts "accurately" measure processor events
  - Software API's handle event programming/overflow
  - GUI interfaces built on top of API's to provide higher-level analysis
- What can they count?
  - Instructions, branch mispredictions, cache misses, etc.
  - No standard set exists
- Issues that may complicate life
  - Provides only hard counts, analysis must be done by user or tools
  - Made specifically for each processor
  - even processor families may have different interfaces
  - Vendors don't like to support because is not profit contributor

©2004 Anastassia Ailamak

### @Carnegie Mello

### **Evaluating Behavior using HW Counters**

- □ Stall time (cycle) counters
  - very useful for time breakdowns
  - (e.g., instruction-related stall time)
- Event counters
  - useful to compute ratios
  - (e.g., # misses in L1-Data cache)
- Need to understand counters before using them
  - Often not easy from documentation
  - Best way: microbenchmark (run programs with precomputed events)
    - E.g., strided accesses to an array

©2004 Anastassia Ailamak


•	
•	
•	


Example:	Databases @Carnegie Mellor			
Cycles	CPU_CLK_UNHALTED\			
Instructions	INST_RETIRED			
L1 Data (L1D) accesses	DATA_MEM_REFS			
L1 Data (L1D) misses	DCU_LINES_IN	\		
L2 Misses	L2_LINES_IN	_`"time"		
Instruction-related stalls	//			
Branches BR_INST_DECODED //				
Branch mispredictions	BR_MISS_PRED_RETIRED	//		
TLB misses	ITLB_MISS /	/		
L1 Instruction misses	IFU_IFETCH_MISS //			
Dependence stalls	PARTIAL_RAT_STALLS/			
Resource stalls	RESOURCE_STALLS /			
Lots more detail, measurable events, statistics Often >1 ways to measure the same thing				

### Producing time breakdowns

- □ Determine benchmark/methodology (more later)
- □ Devise formulae to derive useful statistics
- □ Determine (and test!) software
  - E.g., Intel Vtune (GUI, sampling), or emon
  - Publicly available & universal (e.g., PAPI [DMM04])
- □ Determine time components T1....Tn
  - Determine how to measure each using the counters
  - Compute execution time as the sum
- Verify model correctness
  - Measure execution time (in #cycles)
  - Ensure measured time = computed time (or almost)
  - Validate computations using redundant formulae

©2004 Anastassia Ailamak





### What to measure?

□ Decision Support System (DSS:TPC-H)

- Complex queries, low-concurrency
- Read-only (with rare batch updates)
- Sequential access dominates
- Repeatable (unit of work = query)
- On-Line Transaction Processing (OLTP:TPCC, ODB)
  - Transactions with simple queries, high-concurrency
  - Update-intensive
  - Random access frequent
  - Not repeatable (unit of work = 5s of execution after rampup)

Often too complex to provide useful insight


### Microbenchmarks


[KPH98,ADH99,KP00,SAF04


- What matters is basic execution loops
- □ Isolate three basic operations:
  - Sequential scan (no index)
  - Random access on records (non-clustered index)
  - Join (access on two tables)
- Vary parameters:
  - selectivity, projectivity, # of attributes in predicate
  - join algorithm, isolate phases
  - table size, record size, # of fields, type of fields
- Determine behavior and trends
  - Microbenchmarks can efficiently mimic TPC microarchitectural behavior!
  - Widely used to analyze query execution


**Excellent for microarchitectural analysis** 


22004 Anastassia Ailamak
















### Summary: Where Does Time Go?

- □ Goal: discover bottlenecks
  - Hardware performance counters ⇒ time breakdown
  - Tools available for access and analysis (+simulators)
  - Run commercial DBMS and equivalent prototypes
  - Microbenchmarks offer valuable insight
- □ Database workloads: more than 50% stalls
  - Mostly due to memory delays
  - Cannot always reduce stalls by increasing cache size
- Crucial bottlenecks
  - Data accesses to L2 cache (esp. for DSS)
  - Instruction accesses to L1 cache (esp. for OLTP)


©2004 Americania Ailamal





### Outline Introduction and Overview New Hardware Where Does Time Go? Bridging the Processor/Memory Speed Gap Hip and Trendy Directions for Future Research

### This Section's Goals Survey techniques to improve locality Relational data Access methods Survey new query processing algorithms Present a new database system architecture Briefly explain Instruction Stream Optimizations Show how much good understanding of the platform can achieve


### Outline Introduction and Overview New Hardware Where Does Time Go? Bridging the Processor/Memory Speed Gap Data Placement Access Methods Query Processing Instruction Stream Optimizations Staged Database Systems Newer Hardware Hip and Trendy Directions for Future Research










### Decomposition Storage Model (DSM) [CK85] EID Name Age 1237 lane 30 4322 45 John 1563 20 7658 Susan 52 2534 43 8791 Dan 37 Partition original table into *n* 1-attribute sub-tables






## Repairing NSM's cache performance We need a data placement that... Eliminates unnecessary memory accesses Improves inter-record locality Keeps a record's fields together Does not affect NSM's I/O performance and, most importantly, is...







### Dynamic PAX: Data Morphing

Databases @Carnegie Mellor

[HP03]

- PAX random access: more cache misses in record
- Store attributes accessed together contiguously
- Dynamic partition updates with changing workloads
  - Optimize total cost based on cache misses
  - Partition algorithms: naïve & hill-climbing algorithms
- □ Fewer cache misses
  - Better projectivity and scalability for index scan queries
  - Up to 45% faster than NSM & 25% faster than PAX
- □ Same I/O performance as PAX and NSM
- □ Future work: how to handle conflicts?

©2004 Anastassia Ailamal

### Alternatively: Repair DSM's I/O behavior □ We like DSM for partial record access ■ We like NSM for full-record access Solution: Fractured Mirrors [RDS02] Sparse B-Tree on ID 3 / 1. Get data placement right 1 A1 A2 A3 4 A4 A5 2. Faster record reconstruction Lineitem (TPCH) 1GB Instead of record- or page-at-a-time... ► NSM Chunk-based merge algorithm! Page-at-a-time Read in segments of M pages ( a "chunk") 160 140 120 100 80 60 2. Merge segments in memory 3. Requires (N\*K)/M disk seeks 4. For a memory budget of B pages, each partition gets B/N pages in a chunk 6 8 10 12 14

### Fractured Mirrors 3. Smart mirroring Disk 2 Disk 1 Disk 1 NSM Copy DSM Copy **NSM** Copy DSM Copy □ Achieves 2-3x speedups on TPC-H ■ Needs 2 copies of the database ■ Future work: A new optimizer Smart buffer pool management Updates

### Summary (no replication)


	Cache-memo	ory Performance	Memory-disk Performance	
Page layout	full-record access	partial record access	full-record access	partial record access
NSM	<b>©</b>	8	<b>©</b>	8
DSM	8	<b>©</b>	8	<b>©</b>
PAX	<u> </u>	0	8	Ø


### Need new placement method:

- Efficient full- and partial-record accesses
- Maximize utilization at all levels of memory hierarchy


Difficult!!! Different devices/access methods Different workloads on the same database

©2004 Amostossia Ailamai





•	
-	



### Data Placement: Summary

- Smart data placement increases spatial locality
  - Research targets table (relation) data
  - Goal: Reduce number of non-cold cache misses
- □ Techniques focus grouping attributes into cache lines for quick access
- □ PAX, Data morphing: Cache optimization techniques
- □ Fractured Mirrors: Cache-and-disk optimization
- □ Fates DB Storage Manager: Independent data layout support across the entire memory hierarchy

©2004 Anastassia Ailamak

### Outline


- Introduction and Overview
- New Hardware
- □ Where Does Time Go?
- □ Bridging the Processor/Memory Speed Gap
  - Data Placement
  - Access Methods
  - Query Processing
  - Instruction Stream Optimizations
  - Staged Database Systems
- Newer Hardware
- Hip and Trendy
- Directions for Future Research

□2004 Anastassia Ailamaki

)a	a	b	a	S	ē	S
Ca	rne	gje	e N	4	ell	or

### Main-Memory Tree Indexes

- □ T Trees: proposed in mid-80s for MMDBs [LC86]
  - Aim: balance space overhead with searching time
  - Uniform memory access assumption (no caches)
- Main-memory B<sup>+</sup> Trees: better cache performance [RR99]
- □ Node width = cache line size (32-128b) /
  - Minimize number of cache misses for search
  - Much higher than traditional disk-based B-Trees
- So now trees are too deep





Databases @Carnegie M-11


How to make trees shallower?


### 

### What do we do with cold misses? Answer: hide latencies using prefetching Prefetching enabled by Non-blocking cache technology Prefetch assembly instructions SGI R10000, Alpha 21264, Intel Pentium4 Pref 0 (r2) Pref 4 (r7) Pref 0 (r3) Pref 8 (r9) Prefetching hides cold cache miss latency Efficiently used in pointer-chasing lookups!









### Access Methods: Summary

- Optimize B+ Tree pointer-chasing cache behavior
  - Reduce node size to few cache lines
  - Reduce pointers for larger fanout (CSB+)
  - "Next" pointers to lowest non-leaf level for easy prefetching (pB+)
  - Simultaneously optimize cache and disk (fpB+)
  - Bulk searches: Buffer index accesses

### Additional work:

- Cache-oblivious B-Trees [BDF00]
  - Optimal bound in number of memory transfers
- Regardless of # of memory levels, block size, or level speed
- Survey of techniques for B-Tree cache performance [GL01]
  - Existing heretofore-folkloric knowledge
  - Key normalization/compression, alignment, separating keys/pointers

Lots more to be done in area – consider interference and scarce resources

	ITI	

- □ Introduction and Overview
- New Hardware
- □ Where Does Time Go?
- □ Bridging the Processor/Memory Speed Gap
  - Data Placement
  - Access Methods
  - Query Processing
  - Staged Database Systems
  - Staged Database Systems
  - Instruction Stream Optimizations
- Newer Hardware
- Hip and Trendy
- Directions for Future Research

2004 Anastassia Ailamak

Ca Ca	a	b	a	S	ē	S
Ca	rne	gje	· N	16	·II	or

### **Query Processing Algorithms**


Idea: Adapt query processing algorithms to caches Related work includes:


- □ Improving data cache performance
  - Sorting
  - Join
- □ Improving instruction cache performance
  - DSS applications


©2004 Anastassia Ailama

# Sorting In-memory sorting / generating runs AlphaSort Quick Sort Replacement-selection Use quick sort rather than replacement selection Sequential vs. random access No cache misses after sub-arrays fit in cache Sort (key-prefix, pointer) pairs rather than records 3x cpu speedup for the Datamation benchmark

## Hash Join Build Probe Relation Random accesses to hash table Both when building AND when probing!!! Poor cache performance ≥ 73% of user time is CPU cache stalls [CAG04] Approaches to improving cache performance Cache partitioning – maximizes locality Prefetching – hides latencies







### Monet: Extracting Payload

Databases @Carnegie Mello

□ Two ways to extract payload:

- Pre-projection: copy fields during cache partitioning
- Post-projection: generate join index, then extract fields
- Monet: post-projection
  - Radix-decluster algorithm for good cache performance
- □ Post-projection good for DSM
  - Up to 2X speedup compared to pre-projection
- □ Post-projection is not recommended for NSM
  - Copying fields during cache partitioning is better

Paper presented in this conference!

Optimizing non-DSM hash joins [CAG04] Hash Cell (hash code, build tuple ptr) Hash Build **Bucket** Headers **Partition** Simplified probing algorithm foreach probe tuple miss latency (0) compute bucket number; (1) visit header; time (2) visit cell array; (3) visit matching build tuple; Idea: Exploit inter-tuple parallelism

### **Group Prefetching** [CAG04] foreach group of probe tuples { foreach tuple in group { a group (0) compute bucket number; 0 0 0 0 1 1 1 1 1 1 2 2 2 2 2 1 1 3 3 3 3 prefetch header; foreach tuple in group { (1) visit header; prefetch cell array; foreach tuple in group { (2)visit cell array; prefetch build tuple; foreach tuple in group { (3) visit matching build tuple;

\_\_\_\_

```
Databases
@Carnegia **
               Software Pipelining
                                               [CAG04]
               Prologue;
               for j=0 to N-4 do {
                   tuple j+3:
                     (0) compute bucket number;
                        prefetch header;
                   tuple j+2:
                     (1) visit header;
                        prefetch cell array;
                   tuple j+1:
                     (2)visit cell array;
                        prefetch build tuple;
epilogue
                   tuple i:
                     (3) visit matching build tuple;
               Epilogue;
```

### Prefetching: Performance Results [CAG04] □ Techniques exhibit similar performance □ Group prefetching easier to implement Compared to cache partitioning: Cache partitioning costly when tuples are large (>20b) Prefetching about 50% faster than cache partitioning 5000 4000 □ 9X speedups over 4000 ■ Baseline baseline at 1000 3000 ■ Group Pref cycles SP Pref 2000 □ Absolute numbers do not change! 1000 cycles 150 cycles

### DSS: Reducing I-misses [PMA01,ZR04]

□ Demand-pull execution model: one tuple at a time

- ABABABABABABABABAB...
- If A + B > L1 instruction cache size
- Poor instruction cache utilization!
- Solution: multiple tuples at an operator
  - ABBBBBAAAAABBBBB...
- □ Modify operators to support block of tuples [PMA01]
- □ Insert "buffer" operators between A and B [ZR04]
  - "buffer" calls B multiple times
  - Stores intermediate tuple pointers to serve A's request
  - No need to change original operators

12% speedup for simple TPC-H queries

### **Concurrency Control** [CHK01] Multiple CPUs share a tree Lock coupling: too much cost · Latching a node means writing True even for readers !!! · Coherence cache misses due to writes from different CPUs Solution: · Optimistic approach for readers Updaters still latch nodes n4 n5 n6 n7 Updaters also set node versions Readers check version to ensure correctness Search throughput: 5x (=no locking case) Update throughput: 4x

### Query processing: summary

- □ Alphasort: use quicksort and key prefix-pointer
- □ Monet: MM-DBMS uses aggressive DSM
- Optimize partitioning with hierarchical radix-clustering
  - Optimize post-projection with radix-declustering
  - Many other optimizations
- □ Traditional hash joins: aggressive prefetching
  - Efficiently hides data cache misses
  - Robust performance with future long latencies
- □ DSS I-misses: group computation (new operator)
- □ B-tree concurrency control: reduce readers' latching


©2004 Anastassia Ailamak


Outline	


- □ Introduction and Overview
- New Hardware
- □ Where Does Time Go?
- □ Bridging the Processor/Memory Speed Gap
  - Data Placement
  - Access Methods
  - Query Processing
  - Instruction Stream Optimizations
  - Staged Database Systems
- Newer Hardware
- □ Hip and Trendy
- Directions for Future Research


004 Anastassia Ailamaki			


•			














## STEPS: Cache-Resident OLTP STEPS implementation runs full OLTP workloads (TPC-C) Groups threads per DB operator, then uses fast context-switch to reuse instructions in the cache Full-system TPC-C implementation: Groups threads per DB operator, then uses fast context-switch to reuse instructions in the cache Full-system TPC-C implementation: Groups threads per DB operator, then uses fast context-switch to reuse instructions in the cache STEPS minimizes L1-I cache misses without increasing cache size








### Staged Database Systems

@Carnegie Mello

[HA03]

- Staged software design allows for
  - Cohort scheduling of queries to amortize loading time
  - Suspend at module boundaries to maintain context
- □ Break DBMS into stages
- □ Stages act as independent servers
- Queries exist in the form of "packets"
- Proposed query scheduling algorithms to address locality/wait time tradeoffs [HA02]

©2004 Anastassia Ailam




### Summary: Bridging the Gap


@Carnegie Mell


- Cache-aware data placement
  - Eliminates unnecessary trips to memory
  - Minimizes conflict/capacity misses
  - Fates: decouple memory from storage layout
- What about compulsory (cold) misses?
  - Can't avoid, but can hide latency with prefetching
  - Techniques for B-trees, hash joins
- □ Staged Database Systems: a scalable future
- Addressing instruction stalls
  - DSS: Call Graph Prefetching, SIMD, group operator
  - OLTP: STEPS, a promising direction for any platform

©2004 Anastassia Ailamak

### Outline Introduction and Overview New Hardware Where Does Time Go? Bridging the Processor/Memory Speed Gap Newer Hardware Hip and Trendy Directions for Future Research







### Outline

- □ Introduction and Overview
- New Hardware
- □ Where Does Time Go?
- □ Bridging the Processor/Memory Speed Gap
- Hip and Trendy
  - Query co-processing
  - Databases on MEMStore
- Directions for Future Research

©2004 Anastassia Ailamak

### **Oprimizing Spatial Operations**

Databases @Carnegie Mello

[SAA03]

- □ Spatial operation is computation intensive
  - Intersection, distance computation
  - Number of vertices per object↑, cost↑
- Use graphics card to increase speed
- □ Idea: use color blending to detect intersection
  - Draw each polygon with gray
  - Intersected area is black because of color mixing effect
  - Algorithms cleverly use hardware features



Intersection selection: up to 64% improvement using graphics card

	·		·

### Fast Computation of DB Operations Caracter Methods Using Graphics Processors [GLW04]

- □ Exploit graphics features for database operations
  - Predicate, Boolean operations, Aggregates
- Examples:
  - Predicate: attribute > constant
    - Graphics: test a set of pixels against a reference value
    - pixel = attribute value, reference value = constant
  - Aggregations: COUNT
    - Graphics: count number of pixels passing a test
- Good performance: e.g. over 2X improvement for predicate evaluations

Promising! Peak performance of graphics processor increases 2.5-3 times a year

### Outline

@Carnegie Mel

- □ Introduction and Overview
- New Hardware
- □ Where Does Time Go?
- □ Bridging the Processor/Memory Speed Gap


### Hip and Trendy


- Query co-processing
- Databases on MEMStore
- Directions for Future Research


©2004 Anastassia Ailamak

## MEMStore (MEMS\*-based storage) On-chip mechanical storage - using MEMS for media positioning Read/write tips \* microelectromechanical systems

•			
•			
•			







### Special thanks go to...









> Shimin Chen, Minglong Shao, Stavros Harizopoulos, and Nikos Hardavellas for invaluable contributions to this talk



Databases @Carnegie Mellor

- > Steve Schlosser (MEMStore)
- > Ravi Ramamurthy (fractured mirrors)
- Babak Falsafi and Chris Colohan (h/w architecture)

### REFERENCES (used in presentation)

### References Where Does Time Go? (simulation only)

- [ADS02] Branch Behavior of a Commercial OLTP Workload on Intel IA32 Processors. M. Annavaram, T. Diep, J. Shen. International Conference on Computer Design: VLSI in Computers and Processors (ICCD), Freiburg, Germany, September 2002.
- [SBG02] A Detailed Comparison of Two Transaction Processing Workloads. R. Stets, L.A. Barroso, and K. Gharchontoo. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, November 2002.
- [BGN00] Impact of Chip-Level Integration on Performance of OLTP Workloads. L.A. Barroso. K.
- [ISGNU] Impact of Chip-Level Integration on Performance of ULTP Workloads. L. K. Barroso, K. Gharachorloo, A. Nowatzyk, and B. Verghese. IEEE International Symposium on High-Performance Computer Architecture (HPCA), Toulouse, France, January 2000.

  [RGA8] Performance of Database Workloads on Shared Memory Systems with Out-of-Order Processors. P. Ranganathan, K. Gharachorloo, S. Adve, and L.A. Barroso. International Conference on Architecture Support for Programming Languages and Operating Systems (ASPLOS), San Jose, California, October 1998.
- [LBE98] An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors. J. Lo, L.A. Barroso, S. Eggers, K. Gharachorloo, H. Levy, and S. Parekh. ACM International Symposium on Computer Architecture (ISCAI), Bareclena, Spain, June 1991.

  [EJL96] Evaluation of Multithreaded Uniprocessors for Commercial Application Environments. R. Elickemeyer, R.E. Johnson, S.R. Kunkel, M.S. Squillante, and S. Liu, ACM International Symposium on Computer Architecture (ISCA), Philadelphia, Pennsylvania, May 1996.

•	
	_
	_
	_
	_
	_
	_

ı	RETERENCES @Carnegie Mello
l	Where Does Time Go? (real-machine/simulation)
l	
l	[RAD02] Comparing and Contrasting a Commercial OLTP Workload with CPU2000. J. Rupley II, M. Annavaram, J. DeVale, T. Diep and B. Black (Intel). IEEE Annual Workshop on Workload Characterization (WWC). Austin, Texas, November 2002.
l	[CTT99] Detailed Characterization of a Quad Pentium Pro Server Running TPC-D. Q. Cao, J. Torrellas, P. Trancoso, J. Larriba-Pey, B. Knighten, Y. Won. International Conference on Computer Design (ICCD), Austin, Texas, October 1999.
l	[ADH99] DBMSs on a Modern Processor: Experimental Results A. Ailamaki, D. J. DeWitt, M. D. Hill, D.A. Wood. International Conference on Very Large Data Bases (VLDB), Edinburgh, UK, September 1999.
l	[KPH98] Performance Characterization of a Quad Pentium Pro SMP using OLTP Workloads. K. Keeton, D.A. Patterson, Y.O. He, R.C. Raphael, W.E. Baker. ACM International Symposium on Computer Architecture (ISCA), Barcelona, Spain, June 1998.
l	[BGB98] Memory System Characterization of Commercial Workloads. L.A. Barroso, K. Gharachorloo, and E. Bugnion. ACM International Symposium on Computer Architecture (ISCA), Barcelona, Spain, June 1998.
l	[TL297] The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors. P. Trancoso, J. Larriba-Pey, Z. Zhang, J. Torrellas. IEEE International Symposium on High-Performance Computer Architecture (HPCA). San Antonio, Texas.
ı	February 1997.
ı	
ı	©2004 Anastaccia Ailamaki 12.
_	
	References Databases @Carnegie Mello
	Architecture-Conscious Data Placement
	[SSS04] Clotho: Decoupling memory page
	layout from storage organization. M. Shao,
	J. Schindler, S.W. Schlosser, A. Ailamaki, G.R.
l	Ganger. International Conference on Very
	Large Data Bases (VLDB), Toronto, Canada,
	September 2004.
	[SSS04a] Atropos: A Disk Array Volume
	Manager for Orchestrated Use of Disks. J.
	Schindler, S.W. Schlosser, M. Shao, A.
- 1	Ailamaki, G.R. Ganger. USENIX Conference

### Databases @Carnegie Mellor References **Architecture-Conscious Access Methods** [ZR03a] Buffering Accesses to Memory-Resident Index Structures. J. Zhou and K.A. Ross. International Conference on Very Large Data Bases (VLDB), Berlin, Germany, September 2003. [HP03a] Effect of node size on the performance of cache-conscious B+ Trees. R.A. Hankins and J.M. Pattal. ACM International Conference on Measurement and Modeling of Computer Systems (CGM02) Fractal Profesching B+ Trees Cache International Conference on Measurement of Data (SIGMOD), Madison, Wisconsin, June 2002. [CGM02] Fractal Profesching B+ Trees (Allemin ACM International Conference on Management of Data (SIGMOD), Madison, Wisconsin, June 2002. [GL01] B-Tree Indexes and CPU Caches. G. Graefe and P. Larson. International Conference on Data Engineering (ICDE), Heidelberg, Germany, April 2001. [CGM01] Improving Index Performance through Prefetching. S. Chen, P.B. Gibbons, and T.C. Mowry. ACM International Conference on Management of Data (SIGMOD), Santa Barbara, California, May 2001. [MR01] Main-memory Main Structures with fixed-size partial keys. P. Bohannon, P. Mellory, and R. California, May 2001. [RB00] Cache-Oblivious B-Trees. M.A. Bender, E.D. Demaine, and M. Farach-Colton, Symposium on Foundations of Computer Science (FOCS), Redondo Beach, California, November 2000. [RR00] Making B+ Trees Cache Conscious in Main Memory, J. Rao and K.A. Ross. International Conference on Management of Data (SIGMOD), Santa Mary 2000. [RR90] Cache-Oblivious B-Trees. M.A. Bender, E.D. Demaine, and M. Farach-Colton, Symposium on Foundations of Computer Science (FOCS), Redondo Beach, California, November 2000. [RR90] Making B+ Trees Cache Conscious in Main Memory, J. Rao and K.A. Ross. International Conference on Menagement of Data (SIGMOD), Balas, Texas, May 2000. [RR90] Cache-Oblivious B-Trees (Pock), Redondo Beach, California, November 2000.

on File and Storage Technologies (FAST), San

Francisco, California, March 2004.

Query Processing in main-memory database management systems. T. J. Lehman and M. J. Carey. ACM International Conference on Management of Data (SIGMOD), 1986.

Architecture-Conscious Query Processing    Patrice   Scheb Conscious Railes Gedicater Projections: Dieta Manager, Patrice A Bosco, Num New, Marin L.   Segment 2006.	References	Databases @Carnegie Mellon		
References  Instruction Stream Optimizations and Stream Optimizations and Stream Optimizations and DBMS Architectures  References  Instruction Stream Optimizations and Optimi		sing		
References  Instruction Annual Conference of The Market State of T	- '			_
Section   Section Act   Annalysis   Section	Kersten. In Proceedings of the International Conference on Very Large Data Bases (VLDB), Tor September 2004.	oronto, Canada,		
References  Instruction Stream Optimizations and Descriptions (CR) (Section Management of Comparison	Wang, M. Lin, D. Manocha. ACM International Conference on Management of Data (SIGMOD)	ju, B. Lloyd, W. ), Paris, France,		
References  Instruction Stream Optimizations and Debts (1990)  References	Mowry. International Conference on Data Engineering (ICDE), Boston, Massachusetts, March 2	2004.		
Comparison of Conference of International Conference of	International Conference on Management of Data (SIGMOD), Paris, France, June 2004.			
PACID   Command Conference of Command Conference of Command	International conference on Management of Data (SIGMOD), San Diego, California, June, 2003.  [CHK01] Cache-Conscious Concurrency Control of Main-Memory Indexes on Shared-Memory Multi	R. Itiprocessor		
Decode Main Happen Ling 2 and Decoder Chrameter on the Representation of the Control of the Cont	(VLDB), Rome, Italy, September 2001.			
Books and Mail. Sarabis. International Conference on Very Large Data Basis (VLBI). Cont. Egypt.    Books   Conference Augustion Production	Padmanabhan, T. Malkemus, R.C. Agarwal, A. Jhingran. International Conference on Da (ICDE), Heidelberg, Germany, April 2001.	ata Engineering		
Decided Conference on Management of Class (Science) and Conference on Management of Class (Science) Advanced Ad	Boncz, and M.L Kersten. International Conference on Very Large Data Bases (VLDB),	Manegold, P.A. I, Cairo, Egypt,		
References  Instruction Stream Optimizations and DBMS Architectures  Instruction Stream Optimizations and DBMS Architectures  PAM-2 STER lowards Cache-resident Transaction Processing. S. Habropoulos and A. Alamaki. DBMS Architectures  PAM-2 STER lowards Cache-resident Transaction Processing. S. Habropoulos and A. Alamaki. Daylonder Curlemon on Very Logo Dail Bases (VLDB), Toerion, Carolin, September 1997.  PAM-2 STER lowards Cache-resident Transaction Processing. S. Habropoulos and A. Alamaki. Daylonder Processing. S. Habropoulos and A. Alamaki. Daylonder St. Carolin, September 1997.  PAM-2 STER lowards Cache-resident Transaction Processing. S. Habropoulos and A. Alamaki. Caroline Matter 1997.  PAM-2 Lachesis: Robust Database Stores Managament Based on Device specific Farformance Characteristics. J. Schooler, A. Palmona, and G. R. Gargar, International Conference on Very Logo Database Stores Report Daylong - International Conference on Very Logo Database Stores Report Daylong - International Conference on Prop. D. Thesis. Liverschools and A. Alamaki. Conference on Prop. D. Thesis. Liverschools and A. Alamaki. Conference on Prop. D. Thesis. Liverschools and A. Alamaki. Conference on Prop. D. Thesis. Liverschools and A. Alamaki. Conference on Prop. D. Thesis. Liverschools and A. Alamaki. Conference on Prop. D. Thesis. Liverschools Reporting Programs Not Transport Data Caches Locality. Supercomposing (ICS), New York New York, New 2002.  PAM-2 September 2 Septem	International Conference on Very Large Data Bases (VLDB), Santiago de Chile, Chile, Septemb	ber 1994.		
Instruction Stream Optimizations and DBMS Architectures  PA04] STEPS towards Cachi-resident Transaction Processing. S. Harizopoulos and A. Allamaki. International Conference on Very Large Date Bases (VLOB). Toronto, Canada. September 2005. Gall Genth Profetching for Ontobere Applications. M. Armentani. M. Profet. and E. S. Gall Genth Architectures of Computer Systems. 21(4):415-446. November 2003. Gall Genth Architectures of Computer Systems. J. Harizopoulos and S. Solinder, A. Allamaki. Indication of Conference on Computer Systems. 21(4):415-446. November 2003. Gall Genth Architectures. J. Schnieder, A. Allamaki. and S. R. Ganget. International Conference on Very Large Date Bases (VLOB). Jeffic. Genomy. September 2003. Genthal Gentlemence on Immovative Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. Conference on Syspercorpulary (ICS). New York. New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). National Reference on Research (COR). National Reference on Research (COR). National Reference on Systems on Storage Activati				
Instruction Stream Optimizations and DBMS Architectures  PA04] STEPS towards Cachi-resident Transaction Processing. S. Harizopoulos and A. Allamaki. International Conference on Very Large Date Bases (VLOB). Toronto, Canada. September 2005. Gall Genth Profetching for Ontobere Applications. M. Armentani. M. Profet. and E. S. Gall Genth Architectures of Computer Systems. 21(4):415-446. November 2003. Gall Genth Architectures of Computer Systems. J. Harizopoulos and S. Solinder, A. Allamaki. Indication of Conference on Computer Systems. 21(4):415-446. November 2003. Gall Genth Architectures. J. Schnieder, A. Allamaki. and S. R. Ganget. International Conference on Very Large Date Bases (VLOB). Jeffic. Genomy. September 2003. Genthal Gentlemence on Immovative Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. Conference on Syspercorpulary (ICS). New York. New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). National Reference on Research (COR). National Reference on Research (COR). National Reference on Systems on Storage Activati	2004 Anastassia Ailamaki	127		
Instruction Stream Optimizations and DBMS Architectures  PA04] STEPS towards Cacho-resident Transaction Processing. S. Heircopoutes and A. Allumaki. International Conference on Very Large Date Bases (VLDB). Toronto, Canada. September 2004.  Gell Genth Profetching for Databese Applications. M. Armeneran. M. Panel. and E. S. Gell Genth. ACM Transactions or Computer Systems. 21(4):415-446. Nevertible 2003.  Gell Genth. ACM Transactions or Computer Systems. J. Heirocopean Conference on Very Large Date Bases (VLDB). Berlin, Germany. September 2003.  Gell Genth. ACM Transactions of Computer Systems. September 2003.  Gell Genth. ACM Transactions of Computer Systems. Annual Conference on Very Large Date Bases (VLDB). Berlin, Germany. September 2003.  Gentleman Conference on Very Large Date Bases (VLDB). Berlin, Germany. September 2003.  [BSQ] Monata A. Naut-Generation Date Systems. S. Hattery-Intensive Applications. P. A. Borozz.  [PM402] Computation Repropulsing. Restructuring Programs for Temporal Data Cache Locality. V. V. Pragil. S. A. Mickes. W.C. Healt, and J. B. Catter. International Conference on Supercomputing (IcS). New York, New York, June 2002.  [PR010] Improving the Performance of OLTO Workloads on BM Computer Systems by Limiting Monthle Color Lines. J. Ext. Butts. J. P. William States and Color Lines. J. Ext. Butts. J. P. William States and Color Lines. J. Ext. Butts. J. P. William States. J. P. William States. Annual Workshop on Workland Conference on Management of Date (Schicol), Madison, Wildconten, June 2003.  [BW503] Improving the Performance of OLTO Workloads on BM Computer Systems by Limiting on Workland Conference on Humagement of Date (Schicol), Madison, Wildconten, June 2003.  [BW503] Improving the Performance of OLTO Workloads on BM Computer Systems by Limiting on Workland Conference on Humagement of Date (Schicol), Madison, Wildconten, June 2003.  [BW503] Improving the Performance of OLTO Worklands on State Conspiculty Systems M. Dubois, J. Jeong A. Nancas, Performance Evaluation of Will, Supe				
Instruction Stream Optimizations and DBMS Architectures    PA04  STEPS towards Cache-resident Transaction Processing, S. Haircopoulos and A. Allamaki. International Conference on Very Large Date Bases (VLOB), Toronto, Canada, September 2002. Cell Genth Prefetching for Databes Applications. M. Armanerum, J. M. Panel, and E. S. Call Genth Architecture Conduction of Computer Systems, 214,914-544, Nevertiler 2003.   Gall Genth Architecture Conduction of Computer Systems, 194,914-944, Nevertiler 2003.   Gall Genth Architecture Conduction of Computer Systems, 194,914-944, Nevertiler 2003.   Gall Genth Architecture Conduction of Computer Systems (Nevertiler 2003.)   Gall Genth Architecture (Systems Research (CIDR), Asionari, C. Allamaki, and G. R. Ganger, International Conference on Immovative Data Systems Research (CIDR), Asionari, C. A. January 2003.   Gall Genth Architecture (Systems Research (CIDR), Asionari, C. A. January 2003.   Gall Genth Architecture Conference on Immovative Data Systems Research (CIDR), Asionari, C. A. January 2003.   Gentle Conference on Immovative Data Systems Research (CIDR), Asionari, C. A. January 2003.   Gentle Conference on Systems Conference on Systems Conference on Research (CIDR), Asionari, C. A. January 2003.   Gentle Conference on Systems Conference on Systems Conference on Systems Conference on Management of Data (Systems).   Gentle Conference on Systems Conference on Management of Data (Systems).   Gentle Conference on Systems Sy				
Instruction Stream Optimizations and DBMS Architectures  PA04] STEPS towards Cachi-resident Transaction Processing. S. Harizopoulos and A. Allamaki. International Conference on Very Large Date Bases (VLOB). Toronto, Canada. September 2005. Gall Genth Profetching for Ontobere Applications. M. Armentani. M. Profet. and E. S. Gall Genth Architectures of Computer Systems. 21(4):415-446. November 2003. Gall Genth Architectures of Computer Systems. J. Harizopoulos and S. Solinder, A. Allamaki. Indication of Conference on Computer Systems. 21(4):415-446. November 2003. Gall Genth Architectures. J. Schnieder, A. Allamaki. and S. R. Ganget. International Conference on Very Large Date Bases (VLOB). Jeffic. Genomy. September 2003. Genthal Gentlemence on Immovative Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. Conference on Syspercorpulary (ICS). New York. New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). National Reference on Research (COR). National Reference on Research (COR). National Reference on Systems on Storage Activati				
Instruction Stream Optimizations and DBMS Architectures  PA04] STEPS towards Cachi-resident Transaction Processing. S. Harizopoulos and A. Allamaki. International Conference on Very Large Date Bases (VLOB). Toronto, Canada. September 2005. Gall Genth Profetching for Ontobere Applications. M. Armentani. M. Profet. and E. S. Gall Genth Architectures of Computer Systems. 21(4):415-446. November 2003. Gall Genth Architectures of Computer Systems. J. Harizopoulos and S. Solinder, A. Allamaki. Indication of Conference on Computer Systems. 21(4):415-446. November 2003. Gall Genth Architectures. J. Schnieder, A. Allamaki. and S. R. Ganget. International Conference on Very Large Date Bases (VLOB). Jeffic. Genomy. September 2003. Genthal Gentlemence on Immovative Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. C. J. January 2003. [Institution of Data Systems Research (COR). Asionarc. Conference on Syspercorpulary (ICS). New York. New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2002. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). New York. June 2003. [Institution of Data Systems Research (COR). National Reference on Research (COR). National Reference on Research (COR). National Reference on Systems on Storage Activati				
Instruction Stream Optimizations and DBMS Architectures    PA04  STEPS towards Cache-resident Transaction Processing, S. Herizopoulos and A. Allamaki. Immunicational Conference on Very Large Data States (VLDB). Toronto. Canada. September Immunicational Conference on Very Large Data States (VLDB). Toronto. Canada. September Immunicational Conference on Very Large Data States (VLDB). Toronto. Canada. September 2003.    SA030  Lachesia: Robust Database Applications. M. Anawaram J. M. Palel, and E. S. Deviction. ACM Transactions on Computer Systems. 21(4):412-444. November 2003.    SA030  Lachesia: Robust Database Applications. M. Anawaram J. M. Palel, and E. S. Deviction. ACM Transactions on Computer Systems and A. Allamaki. Carnege Mellon University, Technical Report CMU-CS-02-113, Mech. 2002.    PA030  A. Case for Staged Database Systems. S. Harizopoulos and A. Allamaki. Cornege Mellon University, Technical Report CMU-CS-02-113, Mech. 2002.    PA030  A. Case for Staged Database Systems. S. Harizopoulos and A. Allamaki. Conference on Computer Systems and Conference on Computer Systems. Proc. Transactions Conference on Computer Systems. Proc. Database Cognition of Conference on Computer Systems. Proc. Database Cognition of Conference on Computer Systems. Proc. Computation Reproducing. Restructuring Programs for Temporal Data Cache Locality, V. P. Pipa, S. A. Mickes. W. C. Heath, and J. Ball. Catter. International Conference on Computer Systems by Limiting Medidied Cache Lines. J. Educ. Jr. F. Winght, and E. M. Suguero. EEE Annual Workshop on Workshop Conference on Management of Data (SiGMOD), Medicon, Wisconsin, June 2002.    PA0400  Technical Conference on Management of Data (Sigmon Systems. M. Dubos, J. Jeong , A. Nanda, Performance Evaluation of IVI). Suprime Conference on Systems. M. Dubos, J. Jeong , A. Nanda, Performance Evaluation of IVI). Suprime Conference on Systems. M. Dubos, J. Jeong , A. Nanda, Performance Evaluation of IVI). Suprime Conference on Systems. M. Dubos, J. Jeong , A. Nanda, Performance Ev	References	Databases @Carnegie Mellon		
DBMS Architectures  PHO4I STEPS towards Cache-resident Transaction Processing. S. Hartzopoulos and A. Allamaki. International Conference on Very Large Data Basses (VLDB), Toronto, Canada, September 2020.  APO 2010 Line PhotoProting to Database Applications. M. Annourant, J.M. Palet, and E.S. Call Stephen Proteching for Database Applications. M. Annourant, J.M. Palet, and E.S. Call Stephen Proteching for Database Applications. M. Annourant, J.M. Palet, and E.S. Call Cache A. Coll Transactions on Compute Systems, 21(4):417-444. Nevember 2003.  [SAG03] Lachesis Robust Database Storage Management Base of on Device specific Performance Characteristics, J. Schimider, A. Allamaki, and G. R. Gange, International Conference on Very Large Data Basses (VLDB), Berlin Germany, September 2003.  [PHA02] Affinity Schaduling in Staged Server Architectures. S. Hartzopolos and A. Allamaki. Company Males University, Performance Proteon State Cache Conference on Innovative Data Systems Research (CRR), Automas, CA. January 2003.  [PMO61] A Next-Generation Data Males Carlos Announced Cache Cache and J.S. Cather. International Conference on Nanagement of Data (SIGMOD), Medison, Wisconsin, June 2002.  [PMO61] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines, J.E. Black, D.F. Wright, and E.M. Salquetio. IEEE Annual Workshop on Workload Carnacterization (WWC), Austin. Tesas, October 2003.  [BWI903] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines, J.E. Black, D.F. Wright, and E.M. Salquetio. IEEE Annual Workshop on Workload Carnacterization (WWC), Austin. Tesas, October 2003.  [BWI903] Improving the Performance Fedulation of April Systems and Dubbis, J. Janon, A. Nanda, Performance Fedulation of April Systems Proceedings on Modified Cache Architecture Based on Single-Chip Multiprocessing, J. A. Barnoo, K. Branco, K. Hartzapi, Canada, Merchan				
PACA  STEPS towards Cache-resident Transaction Processing, S. Haricopoulos and A. Allamaki. International Conference on Very Large Data Bases (VLDB), Foorito, Camido, September 2003.	•	iu .	-	
International Conference on Very Large Data Bases (VLDB), Toronic, Canada, September 2004.  [POD30] Call Graph Prefetching for Database Applications. M. Annavarans, J.M. Patel, and E.S. Davidson. ACM Transactions on Computer Systems, 21(4):4172-448, November 2003.  [SAG30] Lachesis: Robust Database Stronge Management Based on Device-specific Performance Very Large Data Bases (VLDB), Bartin, Germany, September 2003.  [PAG2] Affinity Scheduling in Staged Server Architectures. S. Haircopoulos and A. Allamaki. Carager Mellon University, Technical Report CHU-CS-02-113, Ment., 2002.  [PAG3] A Case for Staged Database Systems. S. Haircopoulos and A. Allamaki. Conference on Innovative Data Systems Research (CDR), Astorna, CA, January 2012.  [PAG4] Monet: A Not-Generation DBMS Kernel For Query-Intensive Applications. P. A. Boncz.  Ph.D. Tress, Université université de l'active d	DDI 13 / Wellicectures			
APDIOS  Call Graph Prefetching for Database Applications. M. Annavaram. J.M. Patel, and E.S. Davidson. ACM Transactions on Computer Systems. 21(4):142-44. November 2003.	International Conference on Very Large Data Bases (VLDB), Toronto, Canada		-	
SAGGS  Lachesis: Robust Database Storage Management Based on Device-specific Performance Characteristics. J. Schinder, A. Allamaki, and G. R. Ganger. International Conference on Very Large Data Bases (VLDB), Berin, Germany, September 2003.    PAGE   Pa	[APD03] Call Graph Prefetching for Database Applications. M. Annavaram, J.M. Pa			
Very Large Data Bases (VLDB), Berlin, Germany, September 2003.  [HA02] Affility Scheduling in Staged Server Architectures. S. Hartzopoulos and A. Allamaki. Carregie Melion University, Technical Report CMU-Cs-02-113, March, 2002.  [HA03] A Case for Staged Database Systems. S. Hartzopoulos and A. Allamaki. Conference on Innovative Data Systems Research (CIDR), Asilomar, CA. January 2003.  [B02] Monet. A Next-Generation DBMS Kernel For Query-Intensive Applications. P. A. Boncz. Ph.D. Tress. Universited van Amsterdam. Amsterdam, The Netherlands, May 2002.  [PMH02] Computation Regrouping: Restructuring Programs for Temporal Data Cache Locality, VK. Pingali. SA. McKee, W.C. Heeh, and J.B. Carter. International Conference on Supercomputing (ICS), New York, New York, June 2002.  [R02] Implementing Database Operations Using SIMD Instructions. J. Zhou and KA. Ross. ACM International Conference on Management of Data (SIGMOD), Medison, Wisconsin, June 2002.  [BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salpueiro. IEEE Annual Workshop on Yorkkod Consecteration (IWC), Austri, reas. October 2003.  [BWS03] Improving the Performance of magnetic hard disk drives on storage systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salpueiro. IEEE Annual Workshop on Technological Impact of magnetic hard disk drives on storage systems. E. Grochowski Technological Impact of magnetic hard disk drives on storage systems. E. Grochowski Technological FaST), Monterey, California, January 2002.  [BM00] Partamance Evaluation 49(1), September 2002.  [BM00] Partamance Evaluation 49(1), September 2002.  [BM00] Partaman & A Scalable Architecture Based on Single-Chip Multiprocessing, L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stels, and B. Veryfees. International Symposium on Computer Architecture, Cached, International Science on Cached Academy Cached Cached Architecture Readed Cached	[SAG03] Lachesis: Robust Database Storage Management Based on Device-specific I	Performance		
Carnegie Mellon University, Technical Report CMU-CS-02-113, March. 2002.  [HA03] A Case for Staged Database Systems. S. Harizopoulos and A. Allamaki. Conference on Innovative Data Systems Research (CIDR), Asilomar, CA., January 2003.  [B02] Monet. A Naxt-Generation DBMS Kernel For Cuery-Intensive Applications. P. A. Boncz. Ph.D. Thess., Universiteit van Amsterdam, Amsterdam, Amsterdam, Reventive Programs for Temporal Data Cache Locality, V.K. Progali, S.A. McKee, W.C. Hsen, and J.B. Carter. Intensiconal Conference on Supercomputing (ICS), Mew York, New York, June 2002.  [IZRO2] Implementing Database Operations Using SIMD Instructions. J. Zhou and K.A. Ross. ACM Intensiconal Conference on Management of Data (SIGMOD), Medison, Wisconsin, June 2002.  [IZRO2] Implementing Database Operations Using SIMD Instructions. J. Zhou and K.A. Ross. New York,	Very Large Data Bases (VLDB), Berlin, Germany, September 2003.			
Innovative Data Systems Research (CIDR), Asilomar, CA. January 2003.  [B2] Monte: A Nott-Generation DBMS Kernel For Query-Intensive Applications. P. A. Boncz. Ph. D. Thesis, Universiteit van Amsterdam, The Netherlands, May 2002.  [PMH02] Computation Regrouping: Restructuring Programs for Temporal Data Cache Locality.  V.K. Pingali, S.A. McKee, W.C. Hseh, and J.B. Catter. International Conference on Supercomputing (CS), New York, New York, June 2002.  [ZR02] Implementing Database Operations Using SIMD Instructions. J. Zhou and K.A. Ross.  ACM International Conference on Management of Data (SIGMOD), Medison, Wisconsin, June 2002.  [ZR03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, Dr. Wright, and E.M. Salqueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.  [GH03] Technological Impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halem IBM Systems Journal 42(2), 2003.  [DJN02] Shard Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong, A. Nanda, Performance Evaluation 49(1), September 2002.  [BGM00] Pirahari. A Scalable Architecture Size of Configuration, January 2002.  [BGM00] Prantari. A Scalable Architecture Size of Configuration, January 2002.  [BGM00] Prantari. A Scalable Architecture Size of Configuration, January 2002.  [BGM00] Prantari. A Scalable Architecture Size of Configuration, January 2002.  [BGM00] Prantari. A Scalable Architecture Size of Computer Architecture (ISCA) Venocurer, Canada, Venocurer, C	Carnegie Mellon University, Technical Report CMU-CS-02-113, March, 2002.			
Ph.D. Thesis, Universiteit van Amsterdam, Amsterdam, The Netherlands, May 2002  [PMH/02] Computation Regrouping: Restructuring Programs for Temporal Data Cache Locality.  V.K. Pingali, S.A. McKee, W.C. Hseih, and J.B. Carter. International Conference on Supercomputing (ICS), New York, New York, June 2002  [ZR02] Implementing Database Operations Using SIMD Instructions. J. Zhou and K.A. Ross.  ACM International Conference on Management of Data (SIGMOD), Madison, Wisconsin, June 2002.  2004 Anastassis Allamaki  128  References  Newer Hardware  [BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.  [GH93] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halem IBM Systems Journal 42(2), 2003.  [DJN02] Shard Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong, A. Nanda, Performance Evaluation 49(1), September 2002.  [BGM00] Pirahari. Scalable Architecture Sado on Single-Chollers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Monterey, California, January 2002.  [BGM00] Pirahari. Scalable Architecture Support Computer Varieticure (ISSA), Nancouver, Camada, Verginese. International Symposium on Computer Architecture (ISSA), Nancouver, Canada, Verginese. International Symposium on Computer Architecture (ISSA), Nancouver, Canada,	Innovative Data Systems Research (CIDR), Asilomar, CA, January 2003.			
V.K. Pingali, S.A. McKee, W.C. Hselh, and J.B. Catter. International Conference on Supercomputing (ICS), New York, June 2002.  [ZR02] Implementing Database Operations Using SIMD Instructions. J. Zhou and K.A. Ross. Administrational Conference on Management of Data (SIGMOD), Madison, Wisconsin, June 2002.  [ZR04] Anastassia Ailamaki  References  References  Newer Hardware  [BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. [EEE Annual Workshop on Workload Characterization (WWO), Jussin, Teras, October 2003.  [GH03] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halein [BM Systems Journal 42(2), 2003.  [JUNI02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.  [GR09] Pet Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies. [FAST), Montrery, California, January 2002.  [GR000] Pinaha: A Scalable Architecture Issaed on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (Issae), Vancouver, Canada,	Ph.D. Thesis, Universiteit van Amsterdam, Amsterdam, The Netherlands, May 200	002.		
Implementing Database Operations Using SIMD Instructions. J. Zhou and K.A. Ross. Add International Conference on Management of Data (SIGMOD), Medison, Wisconsin, June 2002.	V.K. Pingali, S.A. McKee, W.C. Hseih, and J.B. Carter. International Co.			
References Newer Hardware  [BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines, 12. Ellack, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.  [GH03] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halem [BM Systems Journal 42(2), 2003.  [DJN02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.  [G02] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Monterey, California, January 2002.  [BGM00] Pinanta: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,	[ZR02] Implementing Database Operations Using SIMD Instructions. J. Zhou and ACM International Conference on Management of Data (SIGMOD), Madison, Wis			
References Newer Hardware  [BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.  [GH03] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R.D. Halem IBM Systems Journal 42(2), 2003.  [DJN02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong, A. Nanda, Performance Evaluation 49(1), September 2002.  [GC2] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Montreey, California, January 2002.  [BGM00] Pinanta: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA), Vancouver, Canada,	2002.			
RETERENCES  Newer Hardware  [BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.  [GH03] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R.D. Halem IBM Systems Journal 42(2), 2003.  [DIN02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.  [G02] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Monterey, California, January 2002.  [BGM00] Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,	22004 Anastassia Ailamaki	128		
RETERENCES  Newer Hardware  [BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.  [GH03] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R.D. Halem IBM Systems Journal 42(2), 2003.  [DIN02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.  [G02] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Monterey, California, January 2002.  [BGM00] Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,				
RETERENCES  Newer Hardware  [BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.  [GH03] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R.D. Halem IBM Systems Journal 42(2), 2003.  [DIN02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.  [G02] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Monterey, California, January 2002.  [BGM00] Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,				
EWS03  Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.   GH03  Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halem IBM Systems Journal 42(2), 2003.   DIN02  Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.   Gell   Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Monterey, California, January 2002.   BGM00  Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,				
EWS03  Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.   GH03  Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halem IBM Systems Journal 42(2), 2003.   DIN02  Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.   Gell   Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Monterey, California, January 2002.   BGM00  Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,		Databases		
[BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems by Limiting Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.    [GH03] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halem IBM Systems Journal 42(2), 2003.    [DN02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.    [G02] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Slovage Technologies (FAST), Monterey, California, January 2002.    [BGM00] Pinahra: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vercouver, Canada,				
Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.  [GH03] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halem IBM Systems Journal 42(2), 2003.  [DJN02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.  [G02] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Montreey, California, January 2002.  [BGM00] Pinanha: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,	Newer Hardware			
Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annual Workshop on Workload Characterization (WWC), Austin, Texas, October 2003.  [GH03] Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halem IBM Systems Journal 42(2), 2003.  [DJN02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002.  [G02] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Montreey, California, January 2002.  [BGM00] Pinanha: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,	[BWS03] Improving the Performance of OLTP Workloads on SMP Computer Systems	s by Limiting		
(GH03) Technological impact of magnetic hard disk drives on storage systems. E. Grochowski and R. D. Halem (EM Systems Journal 42/2), 2003.  [DJN02] Shared Cache Architectures for Decision Support Systems. M. Dubois, J. Jeong , A. Nanda, Performance Evaluation 49(1), September 2002 .  [G02] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Montreey, California, January 2002.  [GSM00] Pinanha: A Scalable Architecture (Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Oadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (GSCA), Vancouver, Canada,	Modified Cache Lines. J.E. Black, D.F. Wright, and E.M. Salgueiro. IEEE Annu			
Nanda, Performance Evaluation 49(1), September 2002.  [G02] Put Everything in Future (Disk) Controllers. Jim Gray, talk at the USENIX Conference on File and Storage Technologies (FAST), Monterey, California, January 2002.  [BGM00] Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing, L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,	[GH03] Technological impact of magnetic hard disk drives on storage systems. E and R. D. Halem IBM Systems Journal 42(2), 2003.			
File and Storage Technologies (FAST), Monterey, California, January 2002.  [BGM00] Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCA). Vancouver, Canada,	Nanda, Performance Evaluation 49(1), September 2002.			
Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. International Symposium on Computer Architecture (ISCAI). Vancouver, Canada,	File and Storage Technologies (FAST), Monterey, California, January 2002.			
	Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R.	Stets, and B.		
		iver, Canada,		

2004 Anastassia Ailamaki

[AUS98] Active disks: Programming model, algorithms and evaluation. A. Acharya, M. Uysal, and
J. Saltz. International Conference on Architecture Support for Programming Languages and
Operating Systems (ASPLOS), San Jose, California, October 1998.
 [KPH98] A Case for Intelligent Disks (IDISKs), K. Keeton, D. A. Patterson, J. Hellerstein. SIGMOD
Record, 27(3):42-52, September 1998.
 [PGK88] A Case for Redundant Arrays of Inexpensive Disks (RAID), D. A. Patterson, G. A. Gibson,
and R. H. Katz. ACM International Conference on Management of Data (SIGMOD), June 1988.

References	@Carnegie Mellor	
Methodologies and Benchmarks		
<u> </u>	_	
[DMM04] Accurate Cache and TLB Characterization Using hardware Counters. J. Do Moore, P. Mucci, K. Seymour, H. You. International Conference on Computation.		
(ICCS), Krakow, Poland, June 2004.  [SAF04] DBmbench: Fast and Accurate Database Workload Representation on	_	
Microarchitecture. M. Shao, A. Ailamaki, and B. Falsafi. Carnegie Mellon University. Report CMU-CS-03-161, 2004.		
[KP00] Towards a Simplified Database Workload for Computer Architecture Evalu Keeton and D. Patterson. IEEE Annual Workshop on Workload Characterizatic		
Texas, October 1999.	,, , , , , , , , , , , , , , , , , , , ,	
	_	
	_	
70004 Anastassia Ailamaki	130	
	Databases @Carnegie Mellon	
Useful Links		
lefe en letel Destina A Desference Occuptors	_	
Info on Intel Pentium4 Performance Counters ftp://download.intel.com/design/Pentium4/manuals/25366814.pu		
□ AMD hardware performance counters	-	
http://www.amd.com/us-en/Processors/DevelopWithAMD/		
□ PAPI Performance Library	_	
http://icl.cs.utk.edu/papi/		
□ Intel® VTune™ Performance Analyzers	_	
http://developer.intel.com/software/products/v	rtune/	
http://developer.intel.com/software/products/v	rtune/	
http://developer.intel.com/software/products/v	rtune/ -	